S6E1C3 Series

## 32-bit ARM ${ }^{\circledR}$ Cortex $^{\circledR}$-M0+ FM0+ Microcontroller

The S6E1C3 Series is a series of highly integrated 32-bit microcontrollers designed for embedded controllers aiming at low power consumption and low cost. This series has the ARM Cortex-M0+ Processor with on-chip Flash memory and SRAM, and consists of peripheral functions such as various timers, ADC and communication interfaces (UART, CSIO (SPI), $\left.I^{2} C, I^{2} S, S m a r t ~ C a r d, ~ a n d ~ U S B\right) . ~$ The products which are described in this data sheet are placed into TYPE3-M0+ product categories in "FM0+ Family Peripheral Manual".

## Features

## 32-bit ARM Cortex-M0+ Core

■Processor version: r0p1
■ Maximum operating frequency: 40.8 MHz
■ Nested Vectored Interrupt Controller (NVIC): 1 NMI (non-maskable interrupt) and 24 peripheral interrupt with 4 selectable interrupt priority levels
■24-bit System timer (Sys Tick): System timer for OS task management

## Bit Band Operation

Compatible with Cortex-M3 bit band operation.

## On-Chip Memory

■Flash memory -Up to 128 Kbytes -Read cycle: 0 wait-cycle $\square$ Security function for code protection
■SRAM
The on-chip SRAM of this series has one independent SRAM . -Up to 16 Kbytes
$\square$ 4Kbytes: can retain value in Deep standby Mode

## USB Interface

USB interface is composed of Device and Host
With Main PLL, USB clock can be generated by multiplication of Main clock.

## ■USB Device

םUSB 2.0 Full-Speed supported
$\square$ Max 6 EndPoint supported

- EndPoint 0 is control transfer
- EndPoint 1, 2 can be selected Bulk-transfer, Interrupt-transfer or Isochronous-transfer
- EndPoint 3 to 5 can select Bulk-transfer or Interrupt-transfer
- EndPoint 1 to 5 comprise Double Buffer
- The size of each EndPoint is according to the follows
- EndPoint 0, 2 to $5: 64$ bytes
- EndPoint 1 : 256 bytes
- Bulk-transfer, Interrupt-transfer and Isochronous-transfer support
-USB Device connected/disconnected automatically detect - IN/OUT token handshake packet automatically $\square$ Max 256-byte packet-length supported
$\square$ Wake-up function supported


## Multi-Function Serial Interface (Max 6channels)

3 channels with 64Byte FIFO (Ch.4, 6 and 7), 3 channels without FIFO (Ch.0, 1 and 3)
-The operation mode of each channel can be selected from one of the following. םUART

- CSIO (CSIO is known to many customers as SPI) $\square I^{2} \mathrm{C}$

UART
$\square$ Full duplex double buffer
$\square$ Parity can be enabled or disabled.
$\square$ Built-in dedicated baud rate generator
-External clock available as a serial clock

- Hardware Flow control* : Automatically control the transmission by CTS/RTS (only ch.4)
*: S6E1C32B0A/S6E1C31B0A and
S6E1C32C0A/S6E1C31C0A do not support Hardware Flow control.
$\square$ Various error detection functions (parity errors, framing errors, and overrun errors)

■CSIO (also known as SPI)
$\square$ Full duplex double buffer
$\square$ Built-in dedicated baud rate generator
$\square$ Overrun error detection function
$\square$ Serial chip select function (ch1 and ch6 only)
-Data length: 5 to 16 bits
$-I^{2} C$
$\square$ Standard-mode (Max: 100 kbps) supported / Fast-mode (Max 400 kbps ) supported.
■ ${ }^{2}$ S (MFS-I2S)
$\square$ Using CSIO (Max 2 ch: ch.4, ch.6) and $I^{2} S$ clock generator $\square$ Supports two transfer protocol

- ${ }^{2}$ S
- MSB-justified
$\square$ Master mode only


## I2C Slave

■I2C Slave supports the slave function of I2C and wake-up function from Standby mode.

## Descriptor System Data Transfer Controller (DSTC) (64 Channels)

-The DSTC can transfer data at high-speed without going via the CPU. The DSTC adopts the Descriptor system and, following the specified contents of the Descriptor that has already been constructed on the memory, can access directly the memory / peripheral device and performs the data transfer operation.

- It supports the software activation, the hardware activation, and the chain activation functions


## A/D Converter (Max: 8 Channels)

■12-bit A/D Converter

- Successive approximation type
- Conversion time: $2.0 \mu \mathrm{~s}$ @ 2.7 V to 3.6 V
$\square$ Priority conversion available (2 levels of priority)
$\square$ Scan conversion mode
$\square$ Built-in FIFO for conversion data storage (for scan conversion: 16 steps, for priority conversion: 4 steps)


## Base Timer (Max: 8 Channels)

The operation mode of each channel can be selected from one of the following.

■16-bit PWM timer
■16-bit PPG timer
-16/32-bit reload timer
■16/32-bit PWC timer

## General-Purpose I/O Port

This series can use its pin as a general-purpose I/O port when it is not used for an external bus or a peripheral function. All ports can be set to fast general-purpose I/O ports or slow general-purpose I/O ports. In addition, this series has a port relocate function that can set to which I/O port a peripheral function can be allocated.

■All ports are Fast GPIO which can be accessed by 1cycle
■Capable of controlling the pull-up of each pin
■Capable of reading pin level directly

- Port relocate function

■Up to 54 fast general-purpose I/O ports @64-pin package
■Certain ports are 5 V tolerant.
See 4.List of Pin Functions and 5.I/O Circuit Typefor the corresponding pins.

## Dual Timer (32-/16-bit Down Counter)

The Dual Timer consists of two programmable 32-/16-bit down counters. The operation mode of each timer channel can be selected from one of the following.

## ■Free-running mode

■Periodic mode (= Reload mode)
■ One-shot mode

## Real-Time Clock

The Real-time Clock counts
year/month/day/hour/minute/second/day of the week from year 00 to year 99.

■The RTC can generate an interrupt at a specific time (year/month/day/hour/minute/second/day of the week) and can also generate an interrupt in a specific year, in a specific month, on a specific day, at a specific hour or at a specific minute.

■ It has a timer interrupt function generating an interrupt upon a specific time or at specific intervals.
■ It can keep counting while rewriting the time.

- It can count leap years automatically.


## Watch Counter

The Watch Counter wakes up the microcontroller from the low power consumption mode. The clock source can be selected from the main clock, the sub clock, the built-in high-speed CR clock or the built-in low-speed CR clock.
Interval timer: up to 64 s (sub clock: 32.768 kHz )

## External Interrupt Controller Unit

■Up to 12 external interrupt input pins
■ Non-maskable interrupt (NMI) input pin: 1

## Watchdog Timer (2 Channels)

The watchdog timer generates an interrupt or a reset when the counter reaches a time-out value.

This series consists of two different watchdogs, hardware watchdog and software watchdog.

The hardware watchdog timer is clocked by the built-in low-speed CR oscillator. Therefore, the hardware watchdog is active in any low-power consumption modes except RTC, Stop, Deep standby RTC and Deep standby Stop mode.

## CRC (Cyclic Redundancy Check) Accelerator

The CRC accelerator calculates the CRC which has a heavy software processing load, and achieves a reduction of the integrity check processing load for reception data and storage.

■CCITT CRC16 and IEEE-802.3 CRC32 are supported. - CCITT CRC16 Generator Polynomial: 0x1021 - IEEE-802.3 CRC32 Generator Polynomial: 0x04C11DB7

## HDMI-CEC/Remote Control Receiver (Up to 2 Channels)

■HDMI-CEC transmitter
-Header block automatic transmission by judging Signal free
$\square$ Generating status interrupt by detecting Arbitration lost
$\square$ Generating START, EOM, ACK automatically to output CEC transmission by setting 1 byte data
$\square$ Generating transmission status interrupt when transmitting 1 block (1 byte data and EOM/ACK)

■HDMI-CEC receiver
$\square$ Automatic ACK reply function available
$\square$ Line error detection function available
■Remote control receiver
$\square 4$ bytes reception buffer
$\square$ Repeat code detection function available

## Smart Card Interface (Max 1 Channel)

■Compliant with ISO7816-3 specification
■ Card Reader only/B class card only
■Available protocols

- Transmitter: 8E2, 8O2, 8N2
-Receiver: 8E1, 8O1, 8N2, 8N1, 9N1
- Inverse mode

■TX/RX FIFO integrated (RX: 16-bytes, TX:16-bytes)

## Clock and Reset

## ■ Clocks

A clock can be selected from five clock sources (two external oscillators, two built-in CR oscillator, and main PLL).

- Main clock:
8 MHz to 48 MHz
- Sub clock:
32.768 kHz

םBuilt-in high-speed CR clock: 8 MHz

- Built-in low-speed CR clock:

100 kHz
$\square$ Main PLL clock $\quad 8 \mathrm{MHz}$ to 16 MHz (Input), 75 MHz to 150 MHz (Output)
-Resets

- Reset request from the INITX pin
$\square$ Power on reset
$\square$ Software reset
$\square$ Watchdog timer reset
- Low-voltage detection reset
$\square$ Clock supervisor reset


## Clock Supervisor (CSV)

The Clock Supervisor monitors the failure of external clocks with a clock generated by a built-in CR oscillator.

- If an external clock failure (clock stop) is detected, a reset is asserted.
- If an external frequency anomaly is detected, an interrupt or a reset is asserted.


## Low-Voltage Detector (LVD)

This series monitors the voltage on the VCC pin with a 2-stage mechanism. When the voltage falls below a designated voltage, the Low-voltage Detector generates an interrupt or a reset.

■LVD1: monitor $\mathrm{V}_{\mathrm{cc}}$ and error reporting via an interrupt
■LVD2: auto-reset operation

## Low Power Consumption Mode

This series has six low power consumption modes.

## ■Sleep

-Timer
-RTC

- Stop

■ Deep standby RTC (selectable between keeping the value of RAM and not)

■Deep standby Stop (selectable between keeping the value of RAM and not)

## Peripheral Clock Gating

The system can reduce the current consumption of the total system with gating the operation clocks of peripheral functions not used.

## Debug

■Serial Wire Debug Port (SW-DP)
■ Micro Trace Buffer (MTB)

## Unique ID

A 41-bit unique value of the device has been set.

## Power Supply

■Wide voltage range:
$\mathrm{VCC}=1.65 \mathrm{~V}$ to 3.6 V
$\mathrm{VCC}=3.0 \mathrm{~V}$ to 3.6 V (when USB is used)

## Table of Contents

Features ..... 1

1. Product Lineup ..... 6
2. Packages ..... 7
3. Pin Assignment ..... 8
4. List of Pin Functions ..... 15
5. I/O Circuit Type ..... 28
6. Handling Precautions ..... 33
6.1 Precautions for Product Design ..... 33
6.2 Precautions for Package Mounting ..... 34
6.3 Precautions for Use Environment ..... 36
7. Handling Devices ..... 37
8. Block Diagram ..... 40
9. Memory Map ..... 41
10. Pin Status in Each CPU State ..... 44
11. Electrical Characteristics ..... 47
11.1 Absolute Maximum Ratings ..... 47
11.2 Recommended Operating Conditions. ..... 48
11.3 DC Characteristics. ..... 49
11.3.1 Current Rating ..... 49
11.3.2 Pin Characteristics ..... 54
11.4 AC Characteristics ..... 55
11.4.1 Main Clock Input Characteristics ..... 55
11.4.2 Sub Clock Input Characteristics ..... 56
11.4.3 Built-in CR Oscillation Characteristics ..... 57
11.4.4 Operating Conditions of Main PLL (In the Case of Using the Main Clock as the Input Clock of the PLL) ..... 58
11.4.5 Operating Conditions of Main PLL (In the Case of Using the Built-in High-Speed CR Clock as the Input Clock of the Main PLL) ..... 58
11.4.6 Reset Input Characteristics ..... 59
11.4.7 Power-on Reset Timing ..... 59
11.4.8 Base Timer Input Timing ..... 60
11.4.9 CSIO/SPI/UART Timing ..... 61
11.4.10 External Input Timing. ..... 78
11.4.11 $\mathrm{I}^{2} \mathrm{C}$ Timing / I2C Slave Timing ..... 79
11.4.12 $I^{2} S$ Timing (MFS-I2S Timing) ..... 80
11.4.13 Smart Card Interface Characteristics ..... 82
11.4.14 SW-DP Timing ..... 83
11.5 12-bit A/D Converter ..... 84
11.6 USB Characteristics ..... 87
11.7 Low-Voltage Detection Characteristics ..... 92
11.7.1 Low-Voltage Detection Reset. ..... 92
11.7.2 Low-Voltage Detection Interrupt ..... 93
11.8 Flash Memory Write/Erase Characteristics ..... 94
11.9 Return Time from Low-Power Consumption Mode. ..... 95
11.9.1 Return Factor: Interrupt/WKUP ..... 95
11.9.2 Return Factor: Reset ..... 97
12. Ordering Information ..... 99
13. Package Dimensions ..... 100
Document History ..... 106
Sales, Solutions, and Legal Information ..... 107

## 1. Product Lineup

## Memory Size

| Product name | S6E1C31B0A/ | S6E1C32B0A/ |
| :--- | :---: | :---: |
|  | S6E1C31C0A/ | S6E1C32C0A/ |
| S6E1C31D0A | S61C32D0A |  |

## Function

| Product name | $\begin{gathered} \text { S6E1C32B0A } \\ \text { (WLCSP) } \end{gathered}$ | S6E1C32B0A/ S6E1C31B0A | S6E1C32C0A/ S6E1C32C0A | S6E1C31D0A/ S6E1C32D0A |
| :---: | :---: | :---: | :---: | :---: |
| Pin count | TBD | 32 | 48 | 64 |
| CPU Frequency | Cortex-M0+ |  |  |  |
|  | 40.8 MHz |  |  |  |
| Power supply voltage range | 1.65 V to 3.6 V |  |  |  |
| USB2.0 (Device/Host) | 1 unit |  |  |  |
| DSTC | 64 ch. |  |  |  |
| Multi-function Serial Interface (UART/CSIO/I²C/I2S) | $\begin{gathered} 2 \text { ch. (Max) } \\ \text { Ch.0/3 without } \\ \text { FIFO } \end{gathered}$ | 4 ch. (Max) Ch.0/1/3 without FIFO Ch. 6 with FIFO | 6 ch. (Max) Ch. $0 / 1 / 3$ without FIFO Ch. $4 / 6 / 7$ with FIFO | $\qquad$ |
|  | I2S: No |  | I2S : 1 ch (Max) <br> Ch. 6 with FIFO | I2S : 2 ch (Max) Ch. $4 / 6$ with FIFO |
| Base Timer <br> (PWC/Reload timer/PWM/PPG) | $8 \mathrm{ch}$. (Max) |  |  |  |
| Dual Timer | 1 unit |  |  |  |
| HDMI-CEC/ Remote Control Receiver | $\begin{gathered} 1 \text { ch.(Max) } \\ \text { Ch. } 1 \\ \hline \end{gathered}$ |  | $\begin{gathered} 2 \text { ch (Max) } \\ \text { Ch. } 0 / 1 \\ \hline \end{gathered}$ |  |
| I2C Slave | No | 1 ch (Max) |  |  |
| Smart Card Interface | No |  |  | 1 ch (Max) |
| Real-time Clock | 1 unit |  |  |  |
| Watch Counter | 1 unit |  |  |  |
| CRC Accelerator | Yes |  |  |  |
| Watchdog timer | $1 \mathrm{ch} .(\mathrm{SW})+1$ ch. (HW) |  |  |  |
| External Interrupt | $\begin{gathered} 5 \text { pins (Max), } \\ \text { NMI } \times 1 \end{gathered}$ | $\begin{gathered} 7 \text { pins (Max), } \\ \text { NMI } \times 1 \end{gathered}$ | $\begin{gathered} 9 \text { pins (Max), } \\ \text { NMI } x 1 \end{gathered}$ | $\begin{gathered} 12 \text { pins (Max), } \\ \text { NMI x } 1 \end{gathered}$ |
| I/O port | 20 pins (Max) | 24 pins (Max) | 38 pins (Max) | 54 pins (Max) |
| 12-bit A/D converter | 4 ch (1 unit) | 6 ch. (1 unit) | 8 ch. (1 unit) | 8 ch. (1 unit) |
| CSV (Clock Supervisor) | Yes |  |  |  |
| LVD (Low-voltage Detection) | 2 ch. |  |  |  |
| Built-in CR $\quad$ High-speed | 8 MHz (Typ) |  |  |  |
| Built-in CR | 100 kHz (Typ) |  |  |  |
| Debug Function | SW-DP |  |  |  |
| Unique ID | Yes |  |  |  |

## Note:

- All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the I/O port according to your function use.
See "11. Electrical Characteristics 11.4 AC Characteristics 11.4.3 Built-in CR Oscillation Characteristics" for accuracy of built-in CR.

S6E1C3 Series

## 2. Packages

| Package $\quad$ Product name | $\begin{gathered} \text { S6E1C32B0A } \\ \text { (WLCSP) } \end{gathered}$ | $\begin{aligned} & \text { S6E1C32B0A } \\ & \text { S6E1C31B0A } \end{aligned}$ | $\begin{aligned} & \text { S6E1C32C0A/ } \\ & \text { S6E1C31C0A } \end{aligned}$ | $\begin{aligned} & \text { S6E1C32D0A/ } \\ & \text { S6E1C31D0A } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| WLCSP (TBD) | O |  | - | - |
| LQFP: FPT-32P-M30 ( 0.80 mm pitch) | - | O | - | - |
| QFN: LCC-32P-M73 (0.50 mm pitch) |  | O |  |  |
| LQFP: FPT-48P-M49 (0.50 mm pitch) | - | - | O | - |
| QFN: LCC-48P-M74 ( 0.50 mm pitch) | - | - | O | - |
| LQFP: FPT-64P-M38 (0.50 mm pitch) | - | - | - | O |
| QFN: LCC-64P-M25 (0.50 mm pitch) | - | - | - | O |

O: Available

## Note:

- See "13. Package Dimensions" for detailed information on each package.


## 3. Pin Assignment

## FPT-64P-M38



Note:

- The number after the underscore ("_") in a pin name such as XXX_1 and XXX_2 indicates the relocated port number. The channel on such pin has multiple functions, each of which has its ōwn pin name. Use the Extended Port Function Register (EPFR) to select the pin to be used.


## LCC-64P-M25

## (TOP VIEW)



## Note:

- The number after the underscore ("_") in a pin name such as XXX_1 and XXX_2 indicates the relocated port number. The channel on such pin has multiple functions, each of which has its own pin name. Use the Extended Port Function Register (EPFR) to select the pin to be used.

FPT-48P-M49


## Note:

- The number after the underscore ("_") in a pin name such as XXX_1 and XXX_2 indicates the relocated port number. The channel on such pin has multiple functions, each of which has its own pin name. Use the Extended Port Function Register (EPFR) to select the pin to be used.


## LCC-48P-M74

## (TOP VIEW)



Note:

- The number after the underscore ("_") in a pin name such as $X X X \_1$ and $X X X \_2$ indicates the relocated port number. The channel on such pin has multiple functions, each of which has its own pin name. Use the Extended Port Function Register (EPFR) to select the pin to be used.

FPT-32P-M30


## Note:

- The number after the underscore ("_") in a pin name such as XXX_1 and XXX_2 indicates the relocated port number. The channel on such pin has multiple functions, each of which has its own pin name. Use the Extended Port Function Register (EPFR) to select the pin to be used.

LCC-32P-M73


Note:

- The number after the underscore ("_") in a pin name such as XXX_1 and XXX_2 indicates the relocated port number. The channel on such pin has multiple functions, each of which has its own pin name. Use the Extended Port Function Register (EPFR) to select the pin to be used.


## WLCSP

## TBD

## Note:

- The number after the underscore ("_") in a pin name such as XXX_1 and XXX_2 indicates the relocated port number. The channel on such pin has multiple functions, each of which has its own pin name. Use the Extended Port Function Register (EPFR) to select the pin to be used.


## 4. List of Pin Functions

## List of Pin Numbers

The number after the underscore ("_") in a pin name such as XXX_1 and XXX_2 indicates the relocated port number. The channel on such pin has multiple functions, each of which has its own pin name. Use the Extended Port Function Register (EPFR) to select the pin to be used.

| Pin no. |  |  |  | Pin Function | I/O circuit type | Pin state type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { LQFP-64 } \\ \text { QFN-64 } \end{gathered}$ | $\begin{gathered} \text { LQFP-48 } \\ \text { QFN-48 } \end{gathered}$ | $\begin{gathered} \text { LQFP-32 } \\ \text { QFN-32 } \end{gathered}$ | WLCSP (TBD) |  |  |  |
| 1 | 1 | 2 | - | P50 | D | K |
|  |  |  |  | SIN3_1 |  |  |
|  |  |  |  | INTO0_0 |  |  |
| 2 | 2 | 3 | - | P51 | D | K |
|  |  |  |  | SOT3_1 |  |  |
|  |  |  |  | INT01_0 |  |  |
| 3 | 3 | 4 | - | P52 | D | K |
|  |  |  |  | SCK3_1 |  |  |
|  |  |  |  | INT02_0 |  |  |
| 4 | 4 | - | - | P53 | D | K |
|  |  |  |  | TIOA1_2 |  |  |
|  |  |  |  | INT07_2 |  |  |
| 5 | 5 | - | - | P30 | D | K |
|  |  |  |  | SCS60_1 |  |  |
|  |  |  |  | TIOB0_1 |  |  |
|  |  |  |  | INT03_2 |  |  |
|  |  |  |  | MI2SWS6_1 |  |  |
| 6 | 6 | - | - | P31 | H | K |
|  |  |  |  | SCK6_1 |  |  |
|  |  |  |  | SI2CSCL6_1 |  |  |
|  |  |  |  | INT04_2 |  |  |
|  |  |  |  | MI2SCK6_1 |  |  |
| - | - | 5 | - | P31 | H | K |
|  |  |  |  | SCK6_1 |  |  |
|  |  |  |  | SI2CSCL6_1 |  |  |
|  |  |  |  | INT04_2 |  |  |
| 7 | 7 | - | - | P32 | H | K |
|  |  |  |  | SOT6_1 |  |  |
|  |  |  |  | SI2CSDA6_1 |  |  |
|  |  |  |  | TIOB2_1 |  |  |
|  |  |  |  | INT05_2 |  |  |
|  |  |  |  | MI2SDO6_1 |  |  |
| - | - | 6 | - | P32 | H | K |
|  |  |  |  | SOT6_1 |  |  |
|  |  |  |  | SI2CSDA6_1 |  |  |
|  |  |  |  | TIOB2_1 |  |  |
|  |  |  |  | INT05_2 |  |  |


| Pin no. |  |  |  | Pin Function | I/O circuit type | Pin state type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LQFP-64 QFN-64 | $\begin{gathered} \text { LQFP-48 } \\ \text { QFN-48 } \end{gathered}$ | $\begin{gathered} \text { LQFP-32 } \\ \text { QFN-32 } \end{gathered}$ | WLCSP (TBD) |  |  |  |
| 8 | 8 | - | - | P33 | H | K |
|  |  |  |  | ADTG_6 |  |  |
|  |  |  |  | SIN6_1 |  |  |
|  |  |  |  | INT04_0 |  |  |
|  |  |  |  | MI2SDI6_1 |  |  |
| - | - | 7 | - | P33 | H | K |
|  |  |  |  | ADTG_6 |  |  |
|  |  |  |  | SIN6_1 |  |  |
|  |  |  |  | INT04_0 |  |  |
| 9 | - | - | - | P34 | D | K |
|  |  |  |  | SCS61_1 |  |  |
|  |  |  |  | TIOB4_1 |  |  |
|  |  |  |  | MI2SMCK6_1 |  |  |
| - | 9 | - | - | P34 | D | K |
|  |  |  |  | SCS61_1 |  |  |
|  |  |  |  | MI2SMCK6_1 |  |  |
| 10 | - | - | - | P35 | D | K |
|  |  |  |  | SCS62_1 |  |  |
|  |  |  |  | TIOB5_1 |  |  |
|  |  |  |  | INT08_1 |  |  |
| 11 | - | - | - | P3A | D | K |
|  |  |  |  | TIOA0_1 |  |  |
|  |  |  |  | INT03_0 |  |  |
|  |  |  |  | RTCCO_2 |  |  |
|  |  |  |  | SUBOUT 2 |  |  |
|  |  |  |  | IC1_CIN_0 |  |  |
| - | 10 | - | - | P3A | D | K |
|  |  |  |  | TIOA0_1 |  |  |
|  |  |  |  | INT03_0 |  |  |
|  |  |  |  | RTCCO_2 |  |  |
|  |  |  |  | SUBOUT_2 |  |  |
| 12 | - | - | - | P3B | D | K |
|  |  |  |  | TIOA1_1 |  |  |
|  |  |  |  | IC1_DATA_0 |  |  |
| - | 11 | - | - | P3B | D | K |
|  |  |  |  | TIOA1_1 |  |  |
| 13 | - | - | - | P3C | D | K |
|  |  |  |  | TIOA2_1 |  |  |
|  |  |  |  | IC1_RST_0 |  |  |
| - | 12 | - | - | P3C | D | K |
|  |  |  |  | TIOA2_1 |  |  |
| 14 | - | - | - | P3D | D | K |
|  |  |  |  | TIOA3_1 |  |  |
|  |  |  |  | IC1_VPEN_0 |  |  |


| Pin no. |  |  |  | Pin Function | I/O circuit type | Pin state type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LQFP-64 QFN-64 | $\begin{gathered} \text { LQFP-48 } \\ \text { QFN-48 } \end{gathered}$ | $\begin{gathered} \text { LQFP-32 } \\ \text { QFN-32 } \end{gathered}$ | WLCSP (TBD) |  |  |  |
| 15 | - | - | - | P3E | D | K |
|  |  |  |  | TIOA4_1 |  |  |
|  |  |  |  | IC1_VCC_0 |  |  |
| 16 | - | - | - | P3F | D | K |
|  |  |  |  | TIOA5_1 |  |  |
|  |  |  |  | IC1_CLK_0 |  |  |
| 17 | 13 | 8 | - | MD0 | I | F |
| 18 | 14 | 9 | - | PE2 | A | A |
|  |  |  |  | X0 |  |  |
| 19 | 15 | 10 | - | PE3 | A | B |
|  |  |  |  | X1 |  |  |
| 20 | - | - | - | P40 | D | K |
|  |  |  |  | TIOAO_0 |  |  |
|  |  |  |  | INT12_1 |  |  |
| 21 | - | - | - | P41 | D | K |
|  |  |  |  | TIOA1_0 |  |  |
|  |  |  |  | INT13_1 |  |  |
| 22 | - | - | - | P42 | D | K |
|  |  |  |  | TIOA2_0 |  |  |
| 23 | - | - | - | P43 | D | K |
|  |  |  |  | ADTG_7 |  |  |
|  |  |  |  | TIOA3_0 |  |  |
| 24 | - | - | - | P4C | D | K |
|  |  |  |  | SCK7_1 |  |  |
|  |  |  |  | TIOB3_0 |  |  |
| - | 16 | - | - | P4C | D | K |
|  |  |  |  | SCK7_1 |  |  |
| 25 | 17 | - | - | P4D | D | K |
|  |  |  |  | SOT7_1 |  |  |
| 26 | 18 | - | - | P4E | D | K |
|  |  |  |  | SIN7_1 |  |  |
|  |  |  |  | INT06_2 |  |  |
| 27 | 19 | 11 | - | VCC | - | - |
| 28 | 20 | 12 | - | C | - | - |
| 29 | 21 | 13 | - | VSS | - | - |
| 30 | 22 | 14 | - | P46 | C | C |
|  |  |  |  | X0A |  |  |
| 31 | 23 | 15 | - | P47 | C | D |
|  |  |  |  | X1A |  |  |
| 32 | 24 | 16 | - | INITX | B | E |
| 33 | 25 | 17 | - | P60 | H | K |
|  |  |  |  | TIOA2_2 |  |  |
|  |  |  |  | INT15_1 |  |  |
|  |  |  |  | CEC1_0 |  |  |


| Pin no. |  |  |  | Pin Function | I/O circuit type | Pin state type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { LQFP-64 } \\ \text { QFN-64 } \end{gathered}$ | LQFP-48 QFN-48 | $\begin{gathered} \text { LQFP-32 } \\ \text { QFN-32 } \end{gathered}$ | $\begin{gathered} \text { WLCSP } \\ \text { (TBD) } \\ \hline \end{gathered}$ |  |  |  |
| 34 | - | - | - | P1E | D | K |
|  |  |  |  | RTS4_1 |  |  |
|  |  |  |  | MI2SMCK4_1 |  |  |
| 35 | - | - | - | P1D | D | K |
|  |  |  |  | CTS4_1 |  |  |
|  |  |  |  | MI2SWS4_1 |  |  |
| 36 | - | - | - | P1C | D | K |
|  |  |  |  | SCK4_1 |  |  |
|  |  |  |  | MI2SCK4_1 |  |  |
| 37 | - | - | - | P1B | D | K |
|  |  |  |  | SOT4_1 |  |  |
|  |  |  |  | MI2SDO4_1 |  |  |
| - | 26 | - | - | P1B | D | K |
|  |  |  |  | SOT4_1 |  |  |
| 38 | - | - | - | P1A | H | K |
|  |  |  |  | SIN4_1 |  |  |
|  |  |  |  | INT05_1 |  |  |
|  |  |  |  | CEC0_0 |  |  |
|  |  |  |  | MI2SDI4_1 |  |  |
| - | 27 | - | - | P1A | H | K |
|  |  |  |  | SIN4_1 |  |  |
|  |  |  |  | INT05_1 |  |  |
|  |  |  |  | CEC0_0 |  |  |
| 39 | - | - | - | P1F | D | K |
|  |  |  |  | ADTG_5 |  |  |
| 40 | 28 | 18 | - | P10 | F | J |
|  |  |  |  | AN00 |  |  |
| 41 | 29 | 19 | - | P11 | G | J |
|  |  |  |  | AN01 |  |  |
|  |  |  |  | SIN1_1 |  |  |
|  |  |  |  | INT02_1 |  |  |
|  |  |  |  | WKUP1 |  |  |
| 42 | 30 | 20 | - | P12 | F | J |
|  |  |  |  | AN02 |  |  |
|  |  |  |  | SOT1_1 |  |  |
| 43 | 31 | 21 | - | P13 | F | J |
|  |  |  |  | AN03 |  |  |
|  |  |  |  | SCK1_1 |  |  |
|  |  |  |  | RTCCO_1 |  |  |
|  |  |  |  | SUBOUT_1 |  |  |
| 44 | 32 | - | - | P14 | F | J |
|  |  |  |  | AN04 |  |  |
|  |  |  |  | SIN0_1 |  |  |
|  |  |  |  | SCS10_1 |  |  |
|  |  |  |  | INT03_1 |  |  |


| Pin no. |  |  |  | Pin Function | I/O circuit type | Pin state type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LQFP-64 QFN-64 | $\begin{gathered} \text { LQFP-48 } \\ \text { QFN-48 } \end{gathered}$ | $\begin{gathered} \text { LQFP-32 } \\ \text { QFN-32 } \end{gathered}$ | WLCSP (TBD) |  |  |  |
| 45 | 33 | - | - | P15 | F | J |
|  |  |  |  | AN05 |  |  |
|  |  |  |  | SOT0_1 |  |  |
|  |  |  |  | SCS11_1 |  |  |
| 46 | 34 | 22 | - | P23 | F | J |
|  |  |  |  | AN06 |  |  |
|  |  |  |  | SCK0_0 |  |  |
|  |  |  |  | TIOA7_1 |  |  |
| 47 | 35 | 23 | - | P22 | F | J |
|  |  |  |  | AN07 |  |  |
|  |  |  |  | TIOB7_1 |  |  |
| 48 | 36 | 24 | - | VCC | - | - |
| 49 | 37 | - | - | AVRH * | - | - |
| 50 | 38 | 25 | - | AVRL | - | - |
| 51 | 39 | 26 | - | P21 | E | K |
|  |  |  |  | INT06_1 |  |  |
|  |  |  |  | WKUP2 |  |  |
| 52 | - | - | - | P00 | E | K |
|  |  |  |  | WKUP4 |  |  |
| 53 | 40 | 27 | - | P01 | D | K |
|  |  |  |  | SWCLK |  |  |
|  |  |  |  | SOT0_0 |  |  |
| 54 | - | - | - | P02 | E | K |
|  |  |  |  | WKUP5 |  |  |
| 55 | 41 | 28 | - | P03 | D | K |
|  |  |  |  | SWDIO |  |  |
|  |  |  |  | SINO_0 |  |  |
|  |  |  |  | TIOB7_0 |  |  |
| 56 | 42 | 29 | - | P05 | E | K |
|  |  |  |  | MD1 |  |  |
|  |  |  |  | TIOA5_2 |  |  |
|  |  |  |  | INT00_1 |  |  |
|  |  |  |  | WKUP3 |  |  |
| 57 | 43 | - | - | VCC | - | - |
| 58 | 44 | 30 | - | P80 | J | G |
|  |  |  |  | UDM0 |  |  |
| 59 | 45 | 31 | - | P81 | J | G |
|  |  |  |  | UDP0 |  |  |
| 60 | 46 | 32 | - | VSS | - | - |
| 61 | 47 | - | - | P61 | H | K |
|  |  |  |  | UHCONX0 |  |  |
|  |  |  |  | TIOB2_2 |  |  |
| 62 | - | - | - | POB | E | K |
|  |  |  |  | TIOB6_1 |  |  |
|  |  |  |  | WKUP6 |  |  |


| Pin no. |  |  |  | Pin Function | I/O circuit type | Pin state type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { LQFP-64 } \\ \text { QFN-64 } \end{gathered}$ | LQFP-48 QFN-48 | $\begin{gathered} \text { LQFP-32 } \\ \text { QFN-32 } \end{gathered}$ | WLCSP <br> (TBD) |  |  |  |
| 63 | - | - | - | POC | E | K |
|  |  |  |  | TIOA6_1 |  |  |
|  |  |  |  | WKUP7 |  |  |
| 64 | 48 | 1 | - | P0F | E | I |
|  |  |  |  | NMIX |  |  |
|  |  |  |  | WKUP0 |  |  |
|  |  |  |  | RTCCO_0 |  |  |
|  |  |  |  | SUBOUT_0 |  |  |
|  |  |  |  | CROUT_1 |  |  |

*: In case of 32-pin package, AVRH pin is internally connected to VCC pin.

## List of Pin Functions

The number after the underscore ("_") in a pin name such as XXX_1 and XXX_2 indicates the relocated port number. The channel on such pin has multiple functions, each of which has its own pin name. Use the Extended Port Function Register (EPFR) to select the pin to be used.

| Pin function | Pin name | Function description | Pin no. |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \text { LQFP-64 } \\ \text { QFN-64 } \end{gathered}$ | $\begin{gathered} \text { LQFP-48 } \\ \text { QFN-48 } \end{gathered}$ | $\begin{gathered} \text { LQFP-32 } \\ \text { QFN-32 } \end{gathered}$ | WLCSP <br> (TBD) |
| ADC | ADTG_5 | A/D converter external trigger input pin | 39 | - | - | - |
|  | ADTG_6 |  | 8 | 8 | 7 | - |
|  | ADTG_7 |  | 23 | - | - | - |
| ADC | AN00 | A/D converter analog input pin. ANxx describes ADC ch.xx. | 40 | 28 | 18 | - |
|  | AN01 |  | 41 | 29 | 19 | - |
|  | AN02 |  | 42 | 30 | 20 | - |
|  | AN03 |  | 43 | 31 | 21 | - |
|  | AN04 |  | 44 | 32 | - | - |
|  | AN05 |  | 45 | 33 | - | - |
|  | AN06 |  | 46 | 34 | 22 | - |
|  | AN07 |  | 47 | 35 | 23 | - |
| Base Timer 0 | TIOAO_0 | Base timer ch. 0 TIOA pin | 20 | - | - | - |
|  | TIOA0_1 |  | 11 | 10 | - | - |
|  | TIOB0_1 | Base timer ch. 0 TIOB pin | 5 | 5 | - | - |
| Base Timer 1 | TIOA1_0 | Base timer ch. 1 TIOA pin | 21 | - | - | - |
|  | TIOA1_1 |  | 12 | 11 | - | - |
|  | TIOA1_2 |  | 4 | 4 | - | - |
| Base Timer 2 | TIOA2_0 | Base timer ch. 2 TIOA pin | 22 | - | - | - |
|  | TIOA2_1 |  | 13 | 12 | - | - |
|  | TIOA2_2 |  | 33 | 25 | 17 | - |
|  | TIOB2_1 | Base timer ch. 2 TIOB pin | 7 | 7 | 6 | - |
|  | TIOB2_2 |  | 61 | 47 | - | - |
| Base Timer 3 | TIOA3_0 | Base timer ch. 3 TIOA pin | 23 | - | - | - |
|  | TIOA3_1 |  | 14 | - | - | - |
|  | TIOB3_0 | Base timer ch. 3 TIOB pin | 24 | - | - | - |
| Base Timer 4 | TIOA4_1 | Base timer ch. 4 TIOA pin | 15 | - | - | - |
|  | TIOB4_1 | Base timer ch. 4 TIOB pin | 9 | - | - | - |
| Base Timer 5 | TIOA5_1 | Base timer ch. 5 TIOA pin | 16 | - | - | - |
|  | TIOA5_2 |  | 56 | 42 | 29 | - |
|  | TIOB5_1 | Base timer ch. 5 TIOB pin | 10 | - | - | - |
| Base Timer 6 | TIOA6_1 | Base timer ch. 6 TIOA pin | 63 | - | - | - |
|  | TIOB6_1 | Base timer ch. 6 TIOB pin | 62 | - | - | - |
| Base Timer 7 | TIOA7_1 | Base timer ch. 7 TIOA pin | 46 | 34 | 22 | - |
|  | TIOB7_0 | Base timer ch. 7 TIOB pin | 55 | 41 | 28 | - |
|  | TIOB7_1 |  | 47 | 35 | 23 | - |
| Debugger | SWCLK | Serial wire debug interface clock input pin | 53 | 40 | 27 | - |
|  | SWDIO | Serial wire debug interface data input / output pin | 55 | 41 | 28 | - |


| Pin function | Pin name | Function description | Pin no. |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | LQFP-64 QFN-64 | LQFP-48 QFN-48 | $\begin{gathered} \text { LQFP-32 } \\ \text { QFN-32 } \end{gathered}$ | WLCSP (TBD) |
| External Interrupt | INT00_0 | External interrupt request 00 input pin | 1 | 1 | 2 | - |
|  | INT00_1 |  | 56 | 42 | 29 | - |
|  | INT01_0 | External interrupt request 01 input pin | 2 | 2 | 3 | - |
|  | INT02_0 | External interrupt request 02 input pin | 3 | 3 | 4 | - |
|  | INT02_1 |  | 41 | 29 | 19 | - |
|  | INT03_0 | External interrupt request 03 input pin | 11 | 10 | - | - |
|  | INT03_1 |  | 44 | 32 | - | - |
|  | INT03_2 |  | 5 | 5 | - | - |
|  | INT04_0 | External interrupt request 04 input pin | 8 | 8 | 7 | - |
|  | INT04_2 |  | 6 | 6 | 5 | - |
|  | INT05_1 | External interrupt request 05 input pin | 38 | 27 | - | - |
|  | INT05_2 |  | 7 | 7 | 6 | - |
|  | INT06_1 | External interrupt request 06 input pin | 51 | 39 | 26 | - |
|  | INT06_2 |  | 26 | 18 | - | - |
|  | INT07_2 | External interrupt request 07 input pin | 4 | 4 | - | - |
|  | INT08_1 | External interrupt request 08 input pin | 10 | - | - | - |
|  | INT12_1 | External interrupt request 12 input pin | 20 | - | - | - |
|  | INT13_1 | External interrupt request 13 input pin | 21 | - | - | - |
|  | INT15_1 | External interrupt request 15 input pin | 33 | 25 | 17 | - |
|  | NMIX | Non-Maskable Interrupt input pin | 64 | 48 | 1 | - |
| GPIO | P00 | General-purpose I/O port 0 | 52 | - | - | - |
|  | P01 |  | 53 | 40 | 27 | - |
|  | P02 |  | 54 | - | - | - |
|  | P03 |  | 55 | 41 | 28 | - |
|  | P05 |  | 56 | 42 | 29 | - |
|  | P0B |  | 62 | - | - | - |
|  | POC |  | 63 | - | - | - |
|  | P0F |  | 64 | 48 | 1 | - |
| GPIO | P10 | General-purpose I/O port 1 | 40 | 28 | 18 | - |
|  | P11 |  | 41 | 29 | 19 | - |
|  | P12 |  | 42 | 30 | 20 | - |
|  | P13 |  | 43 | 31 | 21 | - |
|  | P14 |  | 44 | 32 | - | - |
|  | P15 |  | 45 | 33 | - | - |
|  | P1A |  | 38 | 27 | - | - |
|  | P1B |  | 37 | 26 | - | - |
|  | P1C |  | 36 | - | - | - |
|  | P1D |  | 35 | - | - | - |
|  | P1E |  | 34 | - | - | - |
|  | P1F |  | 39 | - | - | - |
| GPIO | P21 | General-purpose I/O port 2 | 51 | 39 | 26 | - |
|  | P22 |  | 47 | 35 | 23 | - |
|  | P23 |  | 46 | 34 | 22 | - |


| Pin function | Pin name | Function description | Pin no. |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \text { LQFP-64 } \\ \text { QFN-64 } \end{gathered}$ | $\begin{gathered} \text { LQFP-48 } \\ \text { QFN-48 } \end{gathered}$ | $\begin{gathered} \text { LQFP-32 } \\ \text { QFN-32 } \end{gathered}$ | WLCSP <br> (TBD) |
| GPIO | P30 | General-purpose I/O port 3 | 5 | 5 | - | - |
|  | P31 |  | 6 | 6 | 5 | - |
|  | P32 |  | 7 | 7 | 6 | - |
|  | P33 |  | 8 | 8 | 7 | - |
|  | P34 |  | 9 | 9 | - | - |
|  | P35 |  | 10 | - | - | - |
|  | P3A |  | 11 | 10 | - | - |
|  | P3B |  | 12 | 11 | - | - |
|  | P3C |  | 13 | 12 | - | - |
|  | P3D |  | 14 | - | - | - |
|  | P3E |  | 15 | - | - | - |
|  | P3F |  | 16 | - | - | - |
| GPIO | P40 | General-purpose I/O port 4 | 20 | - | - | - |
|  | P41 |  | 21 | - | - | - |
|  | P42 |  | 22 | - | - | - |
|  | P43 |  | 23 | - | - | - |
|  | P46 |  | 30 | 22 | 14 | - |
|  | P47 |  | 31 | 23 | 15 | - |
|  | P4C |  | 24 | 16 | - | - |
|  | P4D |  | 25 | 17 | - | - |
|  | P4E |  | 26 | 18 | - | - |
| GPIO | P50 | General-purpose I/O port 5 | 1 | 1 | 2 | - |
|  | P51 |  | 2 | 2 | 3 | - |
|  | P52 |  | 3 | 3 | 4 | - |
|  | P53 |  | 4 | 4 | - | - |
| GPIO | P60 | General-purpose I/O port 6 | 33 | 25 | 17 | - |
|  | P61 |  | 61 | 47 | - | - |
| GPIO | P80 | General-purpose I/O port 8 | 58 | 44 | 30 | - |
|  | P81 |  | 59 | 45 | 31 | - |
| GPIO | PE2 | General-purpose I/O port E | 18 | 14 | 9 | - |
|  | PE3 |  | 19 | 15 | 10 | - |
| Multi-function Serial 0 | SINO_0 | Multi-function serial interface ch. 0 input pin | 55 | 41 | 28 | - |
|  | SIN0_1 |  | 44 | 32 | - | - |
|  | $\begin{aligned} & \hline \text { SOTO_0 } \\ & \text { (SDAO_0) } \end{aligned}$ | Multi-function serial interface ch. 0 output pin. This pin operates as SOTO when used as a UART/CSIO/LIN pin (operation mode 0 to 3 ) and as SDA0 when used as an I2C pin (operation mode 4). | 53 | 40 | 27 | - |
|  | $\begin{aligned} & \text { SOTO_1 } \\ & (\text { SDAO_1) } \end{aligned}$ |  | 45 | 33 | - | - |
|  | $\begin{aligned} & \text { SCKO_0 } \\ & \text { (SCLO_0) } \end{aligned}$ | Multi-function serial interface ch. 0 clock I/O pin. This pin operates as SCKO when used as a CSIO pin (operation mode 2) and as SCLO when used as an I2C pin (operation mode 4). | 46 | 34 | 22 | - |


| Pin function | Pin name | Function description | Pin no. |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | LQFP-64 QFN-64 | $\begin{gathered} \text { LQFP-48 } \\ \text { QFN-48 } \end{gathered}$ | $\begin{aligned} & \text { LQFP-32 } \\ & \text { QFN-32 } \end{aligned}$ | WLCSP (TBD) |
| Multi-function Serial 1 | SIN1_1 | Multi-function serial interface ch. 1 input pin | 41 | 29 | 19 | - |
|  | $\begin{aligned} & \text { SOT1_1 } \\ & \text { (SDA1_1) } \end{aligned}$ | Multi-function serial interface ch. 1 output pin. This pin operates as SOT1 when used as a UART/CSIO/LIN pin (operation mode 0 to 3) and as SDA1 when used as an I2C pin (operation mode 4). | 42 | 30 | 20 | - |
|  | $\begin{aligned} & \text { SCK1_1 } \\ & \left(S C L 1 \_1\right) \end{aligned}$ | Multi-function serial interface ch. 1 clock I/O pin. This pin operates as SCK1 when used as a CSIO pin (operation mode 2) and as SCL1 when used as an I2C pin (operation mode 4). | 43 | 31 | 21 | - |
|  | SCS10_1 | Multi-function serial interface ch. 1 serial chip select 0 input/output pin. | 44 | 32 | - | - |
|  | SCS11_1 | Multi-function serial interface ch. 1 serial chip select 1 output pin. | 45 | 33 | - | - |
| Multi-function Serial 3 | SIN3_1 | Multi-function serial interface ch. 3 input pin | 1 | 1 | 2 | - |
|  | $\begin{aligned} & \text { SOT3_1 } \\ & \text { (SDA3_1) } \end{aligned}$ | Multi-function serial interface ch. 3 output pin. This pin operates as SOT3 when used as a UART/CSIO/LIN pin (operation mode 0 to 3) and as SDA3 when used as an I2C pin (operation mode 4). | 2 | 2 | 3 | - |
|  | $\begin{aligned} & \text { SCK3_1 } \\ & \text { (SCL3_1) } \end{aligned}$ | Multi-function serial interface ch. 3 clock I/O pin. This pin operates as SCK3 when used as a CSIO (operation mode 2) and as SCL3 when used as an I2C pin (operation mode 4). | 3 | 3 | 4 | - |
| Multi-function Serial 4 | SIN4_1 | Multi-function serial interface ch. 4 input pin | 38 | 27 | - | - |
|  | $\begin{aligned} & \text { SOT4_1 } \\ & \text { (SDA4_1) } \end{aligned}$ | Multi-function serial interface ch. 4 output pin. This pin operates as SOT4 when used as a UART/CSIO/LIN pin (operation mode 0 to 3) and as SDA4 when used as an I2C pin (operation mode 4). | 37 | 26 | - | - |
|  | $\begin{aligned} & \text { SCK4_1 } \\ & \text { (SCL4_1) } \end{aligned}$ | Multi-function serial interface ch. 4 clock I/O pin. This pin operates as SCK4 when used as a CSIO (operation mode 2) and as SCL4 when used as an I2C pin (operation mode 4). | 36 | - | - | - |
|  | CTS4_1 | Multi-function serial interface ch4 CTS input pin | 35 | - | - | - |
|  | RTS4_1 | Multi-function serial interface ch4 RTS output pin | 34 | - | - | - |


| Pin function | Pin name | Function description | Pin no. |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | LQFP-64 QFN-64 | $\begin{gathered} \text { LQFP-48 } \\ \text { QFN-48 } \end{gathered}$ | $\begin{aligned} & \text { LQFP-32 } \\ & \text { QFN-32 } \end{aligned}$ | WLCSP (TBD) |
| Multi-function Serial 6 | SIN6_1 | Multi-function serial interface ch. 6 input pin | 8 | 8 | 7 | - |
|  | $\begin{aligned} & \text { SOT6_1 } \\ & \text { (SDA6_1) } \end{aligned}$ | Multi-function serial interface ch. 6 output pin. This pin operates as SOT6 when used as a UART/CSIO/LIN pin (operation mode 0 to 3) and as SDA6 when used as an I2C pin (operation mode 4). | 7 | 7 | 6 | - |
|  | $\begin{aligned} & \text { SCK6_1 } \\ & \text { (SCL6_1) } \end{aligned}$ | Multi-function serial interface ch. 6 clock I/O pin. This pin operates as SCK6 when used as a CSIO (operation mode 2) and as SCL6 when used as an I2C pin (operation mode 4). | 6 | 6 | 5 | - |
|  | SCS60_1 | Multi-function serial interface ch. 6 serial chip select 0 input/output pin. | 5 | 5 | - | - |
|  | SCS61_1 | Multi-function serial interface ch. 6 serial chip select 1 output pin. | 9 | 9 | - | - |
|  | SCS62_1 | Multi-function serial interface ch. 6 serial chip select 2 output pin. | 10 | - | - | - |
| Multi-function Serial 7 | SIN7_1 | Multi-function serial interface ch. 7 input pin | 26 | 18 | - | - |
|  | $\begin{aligned} & \text { SOT7_1 } \\ & \text { (SDA7_1) } \end{aligned}$ | Multi-function serial interface ch. 7 output pin. This pin operates as SOT7 when used as a UART/CSIO/LIN pin (operation mode 0 to 3 ) and as SDA7 when used as an I2C pin (operation mode 4). | 25 | 17 | - | - |
|  | $\begin{aligned} & \text { SCK7_1 } \\ & \text { (SCL7_1) } \end{aligned}$ | Multi-function serial interface ch. 7 clock I/O pin. This pin operates as SCK7 when used as a CSIO (operation mode 2) and as SCL7 when used as an I2C pin (operation mode 4). | 24 | 16 | - | - |


| Pin function | Pin name | Function description | Pin no. |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | LQFP-64 QFN-64 | LQFP-48 QFN-48 | LQFP-32 QFN-32 | WLCSP <br> (TBD) |
| I2S(MFS) | MI2SDI4_1 | I2S Serial Data Input pin (operation mode 2). | 38 | - | - | - |
|  | MI2SDO4_1 | I2S Serial Data Output pin (operation mode 2). | 37 | - | - | - |
|  | MI2SCK4_1 | I2S Serial Clock Output pin (operation mode 2). | 36 | - | - | - |
|  | MI2SWS4_1 | I2S Word Select Output pin (operation mode 2). | 35 | - | - | - |
|  | MI2SMCK4_1 | I2S Master Clock Input/output pin (operation mode 2). | 34 | - | - | - |
|  | MI2SDI6_1 | I2S Serial Data Input pin (operation mode 2). | 8 | 8 | - | - |
|  | MI2SDO6_1 | I2S Serial Data Output pin (operation mode 2). | 7 | 7 | - | - |
|  | MI2SCK6_1 | I2S Serial Clock Output pin (operation mode 2). | 6 | 6 | - | - |
|  | MI2SWS6_1 | I2S Word Select Output pin (operation mode 2). | 5 | 5 | - | - |
|  | MI2SMCK6_1 | I2S Master Clock Input/output pin (operation mode 2). | 9 | 9 | - | - |
| Smart Card Interface | IC1_CIN_0 | Smart Card insert detection output pin | 11 | - | - | - |
|  | IC1_CLK_0 | Smart Card serial interface clock output pin | 16 | - | - | - |
|  | IC1_DATA_0 | Smart Card serial interface data input pin | 12 | - | - | - |
|  | IC1_RST_0 | Smart Card reset output pin | 13 | - | - | - |
|  | IC1_VCC_0 | Smart Card power enable output pin | 15 | - | - | - |
|  | IC1_VPEN_0 | Smart Card programming output pin | 14 | - | - | - |
| USB | UDM0 | USB function/host D - pin | 58 | 44 | 30 | - |
|  | UDP0 | USB function/host D + pin | 59 | 45 | 31 | - |
|  | UHCONX0 | USB external pull-up control pin | 61 | 47 | - | - |
| Real-time Clock | RTCCO_0 | 0.5 seconds pulse output pin of real-time clock | 64 | 48 | 1 | - |
|  | RTCCO_1 |  | 43 | 31 | 21 | - |
|  | RTCCO_2 |  | 11 | 10 | - | - |
|  | SUBOUT_0 | Sub clock output pin | 64 | 48 | 1 | - |
|  | SUBOUT_1 |  | 43 | 31 | 21 | - |
|  | SUBOUT_2 |  | 11 | 10 | - | - |
| HDMI-CEC/Re mote Control Reception | CEC0_0 | HDMI-CEC/Remote Control Reception ch. 0 input/output pin | 38 | 27 | - | - |
|  | CEC1_0 | HDMI-CEC/Remote Control Reception ch. 1 input/output pin | 33 | 25 | 17 | - |


| Pin function | Pin name | Function description | Pin no. |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | LQFP-64 QFN-64 | $\begin{gathered} \text { LQFP-48 } \\ \text { QFN-48 } \end{gathered}$ | LQFP-32 <br> QFN-32 | WLCSP <br> (TBD) |
| Low Power Consumption Mode | WKUP0 | Deep Standby mode return signal input pin 0 | 64 | 48 | 1 | - |
|  | WKUP1 | Deep Standby mode return signal input pin 1 | 41 | 29 | 19 | - |
|  | WKUP2 | Deep Standby mode return signal input pin 2 | 51 | 39 | 26 | - |
|  | WKUP3 | Deep Standby mode return signal input pin 3 | 56 | 42 | 29 | - |
|  | WKUP4 | Deep Standby mode return signal input pin 4 | 52 | - | - | - |
|  | WKUP5 | Deep Standby mode return signal input pin 5 | 54 | - | - | - |
|  | WKUP6 | Deep Standby mode return signal input pin 6 | 62 | - | - | - |
|  | WKUP7 | Deep Standby mode return signal input pin 7 | 63 | - | - | - |
| I2C Slave | SI2CSCL6_1 | I2C Clock Pin | 6 | 6 | 5 | - |
|  | SI2CSDA6_1 | I2C Data Pin | 7 | 7 | 6 | - |
| RESET | INITX | External Reset Input pin. <br> A reset is valid when INITX="L". | 32 | 24 | 16 | - |
| MODE | MD0 | Mode 0 pin. <br> During normal operation, input MDO="L". <br> During serial programming to Flash memory, input MD0="H". | 17 | 13 | 8 | - |
|  | MD1 | Mode 1 pin. <br> During normal operation, input is not needed. <br> During serial programming to Flash memory, MD1 = "L" must be input. | 56 | 42 | 29 | - |
| CLOCK | X0 | Main clock (oscillation) input pin | 18 | 14 | 9 | - |
|  | XOA | Sub clock (oscillation) input pin | 30 | 22 | 14 | - |
|  | X1 | Main clock (oscillation) I/O pin | 19 | 15 | 10 | - |
|  | X1A | Sub clock (oscillation) I/O pin | 31 | 23 | 15 | - |
|  | CROUT_1 | Built-in high-speed CR oscillation clock output port | 64 | 48 | 1 | - |
| POWER | VCC | Power supply pin | 27 | 19 | 11 | - |
|  | VCC |  | 48 | 36 | 24 | - |
|  | VCC |  | 57 | 43 | - | - |
| GND | VSS | GND pin | 29 | 21 | 13 | - |
|  | VSS |  | 60 | 46 | 32 | - |
| Analog <br> Reference | AVRH * | A/D converter analog reference voltage input pin | 49 | 37 | - | - |
|  | AVRL | A/D converter analog reference voltage input pin | 50 | 38 | 25 | - |
| C pin | C | Power supply stabilization capacitance pin | 28 | 20 | 12 | - |

[^0]
## 5. I/O Circuit Type

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| A |  | It is possible to select the main oscillation / GPIO function <br> When the main oscillation is selected. <br> - Oscillation feedback resistor : Approximately $1 \mathrm{M} \Omega$ <br> - With standby mode control <br> When the GPIO is selected. <br> - CMOS level output. <br> - CMOS level hysteresis input <br> - With pull-up resistor control <br> - With standby mode control <br> - Pull-up resistor <br> : Approximately $33 \mathrm{k} \Omega$ <br> - $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ |
| в |  | CMOS level hysteresis input Pull-up resistor <br> : Approximately $33 \mathrm{k} \Omega$ |


| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| C |  | It is possible to select the sub oscillation / GPIO function <br> When the sub oscillation is selected. <br> - Oscillation feedback resistor : Approximately $5 \mathrm{M} \Omega$ <br> - With Standby mode control <br> When the GPIO is selected. <br> - CMOS level output. <br> - CMOS level hysteresis input <br> - With pull-up resistor control <br> - With standby mode control <br> - Pull-up resistor <br> : Approximately $33 \mathrm{k} \Omega$ <br> $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ |



| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| F |  | - CMOS level output <br> - CMOS level hysteresis input <br> - With input control <br> - Analog input <br> - With pull-up resistor control <br> - With standby mode control <br> - Pull-up resistor : Approximately $33 \mathrm{k} \Omega$ <br> - $\mathrm{IOH}=-4 \mathrm{~mA}, \mathrm{IOL}=4 \mathrm{~mA}$ <br> - When this pin is used as an I2C pin, the digital output P-ch transistor is always off |
| G |  | - CMOS level output <br> - CMOS level hysteresis input <br> - With input control <br> - Analog input <br> - With pull-up resistor control <br> - With standby mode control <br> - Pull-up resistor : Approximately $33 \mathrm{k} \Omega$ <br> - $\mathrm{IOH}=-4 \mathrm{~mA}, \mathrm{IOL}=4 \mathrm{~mA}$ <br> - When this pin is used as an I2C pin, the digital output P-ch transistor is always off |


| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| H |  | - CMOS level output <br> - CMOS level hysteresis input <br> - 5 V tolerant <br> - With pull-up resistor control <br> - With standby mode control <br> - Pull-up resistor : Approximately $33 \mathrm{k} \Omega$ <br> - $\mathrm{IOH}=-4 \mathrm{~mA}, \mathrm{IOL}=4 \mathrm{~mA}$ <br> - Available to control PZR registers <br> - When this pin is used as an I2C pin, the digital output P -ch transistor is always off |
| I | $\cdots \mathrm{CO}-\mathrm{O}$ - Mode input | - CMOS level hysteresis input |
| J |  | It is possible to select the USB I/O / GPIO function. <br> When the USB I/O is selected. <br> - Full-speed, Low-speed control <br> When the GPIO is selected. <br> - CMOS level output <br> - CMOS level hysteresis input <br> - With standby mode control |

## 6. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Spansion semiconductor devices.

### 6.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

## Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

## Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.
Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

## Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.
(1) Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.
(2) Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.
Therefore, avoid this type of connection.
(3) Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

## Latch-Up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:
(1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
(2) Be sure that abnormal current flows do not occur during the power-on sequence.

## Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

## Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

## Precautions Related to Usage of Devices

Spansion semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).
CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

### 6.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Spansion's recommended conditions. For detailed information about mount conditions, contact your sales representative.

## Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.
Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Spansion recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

## Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Spansion recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Spansion ranking of recommended conditions

## Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with $\mathrm{Sn}-\mathrm{Ag}-\mathrm{Cu}$ balls are mounted using $\mathrm{Sn}-\mathrm{Pb}$ eutectic soldering, junction strength may be reduced under some conditions of use

## Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:
(1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product.

Store products in locations where temperature changes are slight.
(2) Use dry boxes for product storage. Products should be stored below $70 \%$ relative humidity, and at temperatures between $5^{\circ} \mathrm{C}$ and $30^{\circ} \mathrm{C}$.
When you open Dry Package that recommends humidity $40 \%$ to $70 \%$ relative humidity.
(3) When necessary, Spansion packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
(4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

## Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Spansion recommended conditions for baking.

Condition: $125^{\circ} \mathrm{C} / 24 \mathrm{~h}$

## Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:
(1) Maintain relative humidity in the working environment between $40 \%$ and $70 \%$. Use of an apparatus for ion generation may be needed to remove electricity.
(2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
(3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 M ) ).
Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
(4) Ground all fixtures and instruments, or protect with anti-static measures.
(5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

### 6.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.
For reliable performance, do the following:
(1) Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.
(2) Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.
(3) Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.
(4) Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.
(5) Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Spansion products in other special environmental conditions should consult with sales representatives.
Please check the latest handling precautions at the following URL.
http://www.spansion.com/fjdocuments/fj/datasheet/e-ds/DS00-00004.pdf

## 7. Handling Devices

## Power Supply Pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.
Moreover, connect the current supply source with each Power supply pin and GND pin of this device at low impedance. It is also advisable that a ceramic capacitor of approximately $0.1 \mu \mathrm{~F}$ be connected as a bypass capacitor between each Power supply pin and GND pin, between AVRH pin and AVRL pin near this device.

## Stabilizing Supply Voltage

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating conditions of the VCC power supply voltage. As a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency ( $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ ) does not exceed $10 \%$ of the VCC value in the recommended operating conditions, and the transient fluctuation rate does not exceed $0.1 \mathrm{~V} / \mu \mathrm{s}$ when there is a momentary fluctuation on switching the power supply.

## Crystal Oscillator Circuit

Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that $\mathrm{X} 0 / \mathrm{X} 1$, X0A/X1A pins, the crystal oscillator, and the bypass capacitor to ground are located as close to the device as possible.
It is strongly recommended that the PC board artwork be designed such that the $\mathrm{X} 0 / \mathrm{X} 1$ and $\mathrm{X} 0 \mathrm{~A} / \mathrm{X} 1 \mathrm{~A}$ pins are surrounded by ground plane as this is expected to produce stable operation.
Evaluate oscillation of your using crystal oscillator by your mount board.

## Sub Crystal Oscillator

This series sub oscillator circuit is low gain to keep the low current consumption. The crystal oscillator to fill the following conditions is recommended for sub crystal oscillator to stabilize the oscillation.

## ■Surface mount type

Size: More than $3.2 \mathrm{~mm} \times 1.5 \mathrm{~mm}$
Load capacitance: Approximately 6 pF to 7 pF
■ Lead type
Load capacitance: Approximately 6 pF to 7 pF

## Using an External Clock

When using an external clock as an input of the main clock, set X0/X1 to the external clock input, and input the clock to X0. X1(PE3) can be used as a general-purpose I/O port.
Similarly, when using an external clock as an input of the sub clock, set X0A/X1A to the external clock input, and input the clock to X0A. X1A (P47) can be used as a general-purpose I/O port.
However in the Deep Standby mode, an external clock as an input of the sub clock cannot be used.

Example of Using an External Clock


Set as
External clock input

## Handling when Using Multi-Function Serial Pin as $I^{2} C$ Pin

If it is using the multi-function serial pin as $I^{2} \mathrm{C}$ pins, P -ch transistor of digital output is always disabled. However, $\mathrm{I}^{2} \mathrm{C}$ pins need to keep the electrical characteristic like other pins and not to connect to the external $\mathrm{I}^{2} \mathrm{C}$ bus system with power OFF.

## C Pin

This series contains the regulator. Be sure to connect a smoothing capacitor $\left(C_{s}\right)$ for the regulator between the $C$ pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor. However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor.
A smoothing capacitor of about $4.7 \mu \mathrm{~F}$ would be recommended for this series.
Incidentally, the C pin becomes floating in Deep standby mode.


## Mode Pins (MDO)

Connect the MD pin (MDO) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.

## Notes on Power-on

Turn power on/off in the following order or at the same time.

> Turning on : VCC $\rightarrow$ AVRH
> Turning off : AVRH $\rightarrow$ VCC

## Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication.
Therefore, design a printed circuit board so as to avoid noise.
Consider the case of receiving wrong data due to noise; perform error detection such as by applying a checksum of data at the end.
If an error is detected, retransmit the data.

## Differences in Features Among the Products with Different Memory Sizes and Between Flash Memory Products and MASK Products

The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash memory products and MASK products are different because chip layout and memory structures are different.
If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.

## Pull-Up Function of 5 V Tolerant I/O

Please do not input the signal more than VCC voltage at the time of Pull-Up function use of 5 V tolerant $\mathrm{I} / \mathrm{O}$.
Handling when Using Debug Pins
When debug pins (SWDIO/SWCLK) are set to GPIO or other peripheral functions, set them as output only; do not set them as input.

## 8. Block Diagram



S6E1C3 Series

## 9. Memory Map

Memory Map (1)


Memory Map (2)


[^1]Peripheral Address Map

| Start address | End address | Bus | Peripheral |
| :---: | :---: | :---: | :---: |
| 0x4000_0000 | 0x4000_0FFF |  | Flash memory I/F register |
| 0x4000_1000 | 0x4000_FFFF |  | Reserved |
| 0x4001_0000 | 0x4001_0FFF | APB0 | Clock/Reset Control |
| 0x4001_1000 | 0x4001_1FFF |  | Hardware Watchdog Timer |
| 0x4001_2000 | 0x4001_2FFF |  | Software Watchdog Timer |
| 0x4001_3000 | 0x4001_4FFF |  | Reserved |
| 0x4001_5000 | 0x4001_5FFF |  | Dual-Timer |
| 0x4001_6000 | 0x4001_FFFF |  | Reserved |
| 0x4002_0000 | 0x4002_0FFF | APB1 | Reserved |
| 0x4002_1000 | 0x4002_3FFF |  | Reserved |
| 0x4002_4000 | 0x4002_4FFF |  | Reserved |
| 0x4002_5000 | 0x4002_5FFF |  | Base Timer |
| 0x4002_6000 | 0x4002_6FFF |  | Reserved |
| 0x4002_7000 | 0x4002_7FFF |  | A/D Converter |
| 0x4002_8000 | 0x4002_DFFF |  | Reserved |
| 0x4002_E000 | 0x4002_EFFF |  | Built-in CR trimming |
| 0x4002_F000 | 0x4002_FFFF |  | Reserved |
| 0x4003_0000 | 0x4003_0FFF |  | External Interrupt Controller |
| 0x4003_1000 | 0x4003_1FFF |  | Interrupt Request Batch-Read Function |
| 0x4003_2000 | 0x4003_2FFF |  | Reserved |
| 0x4003_3000 | 0x4003_3FFF |  | GPIO |
| 0x4003_4000 | 0x4003_4FFF |  | HDMI-CEC/Remote Control Receiver |
| 0x4003_5000 | 0x4003_5FFF |  | Low-Voltage Detection / DS mode / Vref Calibration |
| 0x4003_6000 | 0x4003_6FFF |  | USB Clock Generator |
| 0x4003_7000 | 0x4003_77FF |  | Reserved |
| 0x4003_7800 | 0x4003_79FF |  | I2C Slave |
| 0x4003_7A00 | 0x4003_7FFF |  | Reserved |
| 0x4003_8000 | 0x4003_8FFF |  | Multi-function Serial Interface |
| 0x4003_9000 | 0x4003_9FFF |  | CRC |
| 0x4003_A000 | 0x4003_AFFF |  | Watch Counter |
| 0x4003_B000 | 0x4003_BFFF |  | Real-time clock |
| 0x4003_C000 | 0x4003_C0FF |  | Low-speed CR Prescaler |
| 0x4003_C100 | 0x4003_C7FF |  | Peripheral Clock Gating |
| 0x4003_C800 | 0x4003_C8FF |  | Reserved |
| 0x4003_C900 | 0x4003_C9FF |  | Smart Card Interface |
| 0x4003_CA00 | 0x4003_CAFF |  | MFS-I2S Clock Generator |
| 0x4003_CB00 | 0x4003_FFFF |  | Reserved |
| 0x4004_0000 | 0x4004_FFFFF | AHB | USB ch. 0 |
| 0x4005_0000 | 0x4006_0FFF |  | Reserved |
| 0x4006_1000 | 0x4006_1FFF |  | DSTC |
| 0x4006_2000 | 0x41FF_FFFF |  | Reserved |

## 10. Pin Status in Each CPU State

The following table shows pin status in each CPU state.

| Type | Selected Pin function |  | CPU state |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | (1) | (2) | (3) | (4) | (5) | (6) | (7) | (8) |
| A | Main osillation circuit selected *1 | Main osillation circuit selected | OS | OS | OE | OE | OE | OS | OS | OS |
|  | Digital I/O slected *2 | Main clock external input selected | - | - | IE/IS | IE/IS | IE/IS | IS | IS | IS |
|  |  | GPIO selected | - | - | PC | HC | IS | HS | IS | HS |
| B | Main osillation circuit selected *1 | Main osillation circuit selected | OS | OS | OE | OE | OE | OS | OS | OS |
|  | Digital I/O slected *2 | GPIO selected | - | - | PC | HC | IS | GS | IS | GS |
| C | Sub osillation circuit selected *1 | Sub osillation circuit selected | OS | OE | OE | OE | OE | OE | OE | OE |
|  | Digital I/O slected *2 | Sub clock external input selected | - | - | IE/IS | IE/IS | IE/IS | IS | IS | IS |
|  |  | GPIO selected | - | - | PC | HC | IS | HS | IS | HS |
| D | Sub osillation circuit selected *1 | Sub osillation circuit selected | OS | OE | OE | OE | OE | OE | OE | OE |
|  | Digital I/O slected *2 | GPIO selected | - | - | PC | HC | IS | HS | IS | HS |
| E | Digital I/O slected | INITX input | This pin is digital input pin, pull up register is on, and digital input is not shut off in all CPU state.. |  |  |  |  |  |  |  |
| F | Digital I/O slected | MD0 input | This pin is digital input pin, pull up register is none, digital input is not shut off in all CPU state.. |  |  |  |  |  |  |  |
| G | USB I/O selected *7 | USB port selected | - | - | UE | US | US | US | US | US |
|  | Digital I/O slected *6 | GPIO selected | IS | IE | CP | HC | IS | HS | IS | HS |
| H | Digital I/O slected | SW selected | IS | $\begin{aligned} & \hline \mathrm{IP} \\ & { }^{2} 5 \end{aligned}$ | PC | IP | IP | IP | IP | IP |
|  |  | GPIO selected | - | - | PC | HC | IS | HS | IS | HS |
| 1 | Digital I/O slected | NMI selected | - | - | IP | IP | IP | - | - | - |
|  |  | WKUPO enable and input selected | - | - | IP | IP | IP | IP | IP | IP |
|  |  | GPIO selected | IS | IE | PC | HC | IS | - | - | - |
| J | Analog input selected *3 | Analog input selected | Analog input is enalbe in all CPU state |  |  |  |  |  |  |  |
|  | Digital I/O slected *4 | WKUP enable and input selected | - | - | IP | IP | IP | IP | IP | IP |
|  |  | Exterrnal interrupt enable and input selected | - | - | IP | IP | IP | GS | IS | GS |
|  |  | GPIO selected | - | - | PC | HC | IS | HS | IS | HS |
|  |  | Resource other than above selected | - | - | PC | HC | IS | GS | IS | GS |
| K | Digital I/O slected | CEC pin selected | - | - | CP | CP | CP | CP | CP | CP |
|  |  | WKUP enable and input selected | - | - | IP | IP | IP | IP | IP | IP |
|  |  | I2CSLAVE enable selected | - | - | PC | HC | IP | GS | IS | GS |
|  |  | Exterrnal interrupt enable and input selected | - | - | PC | HC | IP | GS | IS | GS |
|  |  | GPIO selected | IS | IE | PC | HC | IS | HS | IS | HS |
|  |  | Resource other than above selected | - | - | PC | HC | IS | GS | IS | GS |

Each term in above table have the following meanings.

## Type

This indicates a pin status type that is shown in "pin list table" in "4. List of Pin Functions"

## Selected Pin function

This indicates a pin function that is selected by user program.

## CPU state

This indicates a state of the CPU that is shown below.
(1) Reset state. CPU is initialized by Power-on reset or a reset due to low Power voltage supply.
(2) Reset state. CPU is initialized by INITX input signal or system initialization after power on reset.
(3) Run mode or SLEEP mode state.

Timer mode, RTC mode or STOP mode state.
(4)

The standby pin level setting bit (SPL) in the Standby Mode Control Register (STB_CTL) is set to " 0 ".
(5) Timer mode, RTC mode or STOP mode state.

The standby pin level setting bit (SPL) in the Standby Mode Control Register (STB_CTL) is set to "1".
(6) Deep standby STOP mode or Deep standby RTC mode state,

The standby pin level setting bit (SPL) in the Standby Mode Control Register (STB_CTL) is set to "0"
Deep standby STOP mode or Deep standby RTC mode state,
(7)

The standby pin level setting bit (SPL) in the Standby Mode Control Register (STB_CTL) is set to "1"
(8) Run mode state after returning from Deep Standby mode.
(I/O state hold function(CONTX) is fixed at 1)

## Each pin status

The meaning of the symbols in the pin status table is as follows.
Digital output is disabled. (Hi-Z) Pull up register is off. Digital input is shut off by fixed 0 .
IE Digital output is disabled. (Hi-Z) Pull up register is off. Digital input is not shut off.
Digital output is disabled. (Hi-Z) Pull up register is defined by the value of the PCR register. Digital input is not shut off.

IE/IS Digital output is disabled. (Hi-Z) Pull up register is off. Digital input is shut off in case of the OSC stop. Digital input is not shut off in case of the OSC operation.
The OSC is in operation state. However, it may be stopped in some operation mode of the CPU.
OE
For detail, see chapter "Low Power Consumption Mode" in peripheral manual.
OS The OSC is in stop state. (Hi-Z)
UE USB I/O function is controlled by USB controller.
US USB I/O function is disabled(Hi-Z)
PC Digital output and pull up register is controlled by the register in the GPIO or peripheral function. Digital input is not shut off

Digital output is controlled by the register in the GPIO or peripheral function. Pull up register is off. Digital input is not shut off.

Digital output and pull up register is maintained the status that is immediately prior to entering the current CPU state. Digital input is not shut off

Digital output and pull up register is maintained the status that is immediately prior to entering the current CPU state. Digital input is shut off
Digital output and pull up register is copied the GPIO status that is immediately prior to entering the current CPU state and the status is maintained. Digital input is shut off

## Additional note

Additional note is described below.

* In this type, when internal oscillation function is selected, digital output is disabled. (Hi-Z) pull up register is off, digital input is shut off by fixed 0 .
*2 In this type, when Digital I/O function is selected, internal oscillation function is disabled. In this type, when analog input function is selected, digital output is disabled, (Hi-Z). pull up register 3 is off, digital input is shut off by fixed 0
*4 In this type, when Digital I/O function is selected, analog input function is not available.
*5 In this case, PCR register is initialized to " 1 ". Pull up register is on.
In this type, when Digital I/O function is selected, USB I/O function is disabled.
*6 This pin does not have pull up register.
*7 In this type, when USB I/O function is selected, digital output is disabled. (Hi-Z), digital input is shut off by fixed 0 .


## 11.Electrical Characteristics

### 11.1 Absolute Maximum Ratings

| Parameter | Symbol | Rating |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power supply voltage* ${ }^{* 1, *^{2}}$ | Vcc | Min | Max | V |  |
| Analog reference voltage ${ }^{* 1, *^{3}}$ | AVRH | $\mathrm{V}_{\text {Ss }}-0.5$ | $\mathrm{V}_{\mathrm{SS}}+4.6$ | V |  |
| Input voltage*1 | $V_{1}$ | Vss - 0.5 | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}+0.5 \\ & (\leq 4.6 \mathrm{~V}) \end{aligned}$ | V |  |
|  |  | $\mathrm{V}_{\text {SS }}-0.5$ | $\mathrm{V}_{\mathrm{SS}}+6.5$ | V | 5 V tolerant |
| Analog pin input voltage*1 | $\mathrm{V}_{\text {IA }}$ | $\mathrm{V}_{\text {SS }}-0.5$ | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}+0.5 \\ & (\leq 4.6 \mathrm{~V}) \end{aligned}$ | V |  |
| Output voltage*1 | Vo | Vss - 0.5 | $\begin{aligned} & \mathrm{Vcc}+0.5 \\ & (\leq 4.6 \mathrm{~V}) \end{aligned}$ | V |  |
| L level maximum output current ${ }^{44}$ | lol | - | 10 | mA | 4 mA type |
| L level average output current* ${ }^{5}$ | loLav | - | 4 | mA | 4 mA type |
| L level total maximum output current | $\sum \mathrm{loL}$ | - | 100 | mA |  |
| L level total average output current ${ }^{* 6}$ | $\sum \mathrm{lolav}$ | - | 50 | mA |  |
| H level maximum output current ${ }^{4}$ | ІОн | - | -10 | mA | 4 mA type |
| H level average output current* ${ }^{5}$ | Iohav | - | -4 | mA | 4 mA type |
| H level total maximum output current | $\sum \mathrm{l}_{\text {OH }}$ | - | -100 | mA |  |
| H level total average output current* ${ }^{*}$ | $\sum \mathrm{I}$ OHAV | - | -50 | mA |  |
| Power consumption | $\mathrm{P}_{\mathrm{D}}$ | - | 200 | mW |  |
| Storage temperature | $\mathrm{T}_{\text {STG }}$ | - 55 | + 150 | ${ }^{\circ} \mathrm{C}$ |  |

*1: These parameters are based on the condition that $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$.
*2: $\mathrm{V}_{\mathrm{cc}}$ must not drop below $\mathrm{V}_{\mathrm{ss}}-0.5 \mathrm{~V}$.
*3: Ensure that the voltage does not to exceed $\mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}$ at power-on.
*4: The maximum output current is the peak value for a single pin
*5: The average output is the average current for a single pin over a period of 100 ms .
*6: The total average output current is the average current for all pins over a period of 100 ms .

## <WARNING>

- Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.
11.2 Recommended Operating Conditions

| Parameter | Symbol | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power supply voltage | $\mathrm{V}_{\mathrm{cc}}$ |  | Min | Max |  |  |
|  |  | - | $1.65{ }^{* 3}$ | 3.6 | V |  |
|  |  |  | 3.0 | 3.6 | V | *1 |
| Analog reference voltage | AVRH | - | 2.7 | $\mathrm{V}_{\mathrm{cc}}$ | V | $\mathrm{V}_{\mathrm{Cc}} \geq 2.7 \mathrm{~V}$ |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}$ | $\mathrm{V}_{\mathrm{cc}}$ | V | $\mathrm{V}_{\mathrm{CC}}<2.7 \mathrm{~V}$ |
|  | AVRL | - | VSS | VSS | V |  |
| Smoothing capacitor | $\mathrm{C}_{\text {S }}$ | - | 1 | 10 | $\mu \mathrm{F}$ | For regulator* ${ }^{*}$ |
| Operating temperature | Ta | - | -40 | + 105 | ${ }^{\circ} \mathrm{C}$ |  |

*1: When P81/UDP0 and P80/UDM0 pins are used as USB (UDP0, UDM0).
*2: See "C Pin" in "7. Handling Devices" for the connection of the smoothing capacitor.
*3: In between less than the minimum power supply voltage reset / interrupt detection voltage or more, instruction execution and low voltage detection function by built-in High-speed CR (including Main PLL is used) or built-in Low-speed CR is possible to operate only.
<WARNING>

1. The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
2. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.
3. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet.
4. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

### 11.3 DC Characteristics

11.3.1 Current Rating

| Symbol (Pin Name) | Conditions |  |  | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Frequency ${ }^{*}$ | Typ ${ }^{\text {+1 }}$ | Max ${ }^{\text {+ }}$ |  |  |
| $\begin{gathered} \text { Icc } \\ \text { (VCC) } \end{gathered}$ | Run mode, code executed from Flash | 8 MHz external clock input, PLL ON ${ }^{8}$ | 8 MHZ | 1.4 | 2.7 | mA | *3 |
|  |  | NOP code executed | 20 MHZ | 2.6 | 4.1 |  |  |
|  |  | Built-in high speed CR stopped | 40 MHZ | 3.9 | 5.6 |  |  |
|  |  | 8 MHz external clock input, PLL ON ${ }^{\text {* }}$ | 8 MHZ | 1.3 | 2.6 | mA | *3 |
|  |  | Benchmark code executed | 20 MHZ | 2.3 | 3.8 |  |  |
|  |  | Built-in high speed CR stopped | 40 MHZ | 3.4 | 5.1 |  |  |
|  |  | 8 MHz crystal oscillation, PLL ON ${ }^{\text {* }}$ | 8 MHZ | 1.6 | 3.0 | mA | *3 |
|  |  | NOP code executed | 20 MHZ | 2.8 | 4.4 |  |  |
|  |  | Built-in high speed CR stopped | 40 MHZ | 4.1 | 5.9 |  |  |
|  | Run mode, code executed from RAM | 8 MHz external clock input, PLL ON ${ }^{*}$ | 8 MHZ | 1.0 | 2.1 | mA | *3 |
|  |  | NOP code executed | 20 MHZ | 1.7 | 2.9 |  |  |
|  |  | Built-in high speed CR stopped | 40 MHZ | 2.7 | 4.0 |  |  |
|  | Run mode, code executed from Flash | 8 MHz external clock input, PLL ON NOP code executed Built-in high speed CR stopped PCLK1 stopped | 40 MHZ | 1.6 | 3.1 | mA | *3,*6,*7 |
|  | Run mode, code executed from Flash | Built-in high speed $\mathrm{CR}^{* 5}$ <br> NOP code executed <br> All peripheral clock stopped by CKENx | 8 MHZ | 1.1 | 2.4 | mA | *3 |
|  |  | 32 kHz crystal oscillation <br> NOP code executed <br> All peripheral clock stopped by CKENx | 32 kHz | 240 | 1264 | $\mu \mathrm{A}$ | *3 |
|  |  | Built-in low speed CR <br> NOP code executed <br> All peripheral clock stopped by CKENx | 100 kHZ | 246 | 1271 | $\mu \mathrm{A}$ | *3 |
| $\begin{aligned} & \text { Iccs } \\ & \text { (VCC) } \end{aligned}$ | Sleep operation |  | 8 MHZ | 0.8 | 1.9 | mA | *3 |
|  |  | All peripheral clock stopped by CKENx | 20 MHZ | 1.3 | 2.4 |  |  |
|  |  |  | 40 MHZ | 1.8 | 3.0 |  |  |
|  |  | Built-in high speed $\mathrm{CR}^{* 5}$ <br> All peripheral clock stopped by CKENx | 8 MHZ | 0.6 | 1.7 | mA | *3 |
|  |  | 32 kHz crystal oscillation <br> All peripheral clock stopped by CKENx | 32 kHZ | 237 | 1261 | $\mu \mathrm{A}$ | *3 |
|  |  | Built-in low speed CR <br> All peripheral clock stopped by CKENx | 100 kHZ | 238 | 1262 | $\mu \mathrm{A}$ | *3 |

*1: $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$
*2 : $\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$
*3 : All ports are fixed
*4 : PCLK0 is set to divided rate 8
*5 : The frequency is set to 8 MHz by trimming
*6 : Flash sync down is set to FRWTR.RWT=111 and FSYNDN.SD=1111
*7 : VCC=1.65 V
*8 : When HCLK=8 MHz, PLL OFF

| Parameter | $\begin{aligned} & \text { Symbol } \\ & \text { (Pin } \\ & \text { Name) } \end{aligned}$ | Conditions |  | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ | Max |  |  |
| Power supply current | $\begin{gathered} \mathrm{I}_{\mathrm{CCH}} \\ (\mathrm{VCC}) \end{gathered}$ | Stop mode | $\begin{aligned} & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{Vcc}=3.3 \mathrm{~V} \end{aligned}$ | 12.4 | 52.4 | $\mu \mathrm{A}$ | *1, *2 |
|  |  |  | $\begin{aligned} & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{Vcc}=1.65 \mathrm{~V} \end{aligned}$ | 12.0 | 52.0 | $\mu \mathrm{A}$ | *1, *2 |
|  |  |  | $\begin{aligned} & \mathrm{Ta}=105^{\circ} \mathrm{C} \\ & \mathrm{Vcc}=3.6 \mathrm{~V} \end{aligned}$ | - | 597 | $\mu \mathrm{A}$ | *1, *2 |
|  | $\begin{gathered} \mathrm{I}_{\mathrm{CCT}} \\ (\mathrm{VCC}) \end{gathered}$ | Sub timer mode | $\begin{aligned} & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{Vcc}=3.3 \mathrm{~V} \\ & 32 \mathrm{kHz} \text { Crystal } \\ & \text { oscillation } \\ & \hline \end{aligned}$ | 15.6 | 55.6 | $\mu \mathrm{A}$ | *1, *2 |
|  |  |  | $\begin{aligned} & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{Vcc}=1.65 \mathrm{~V} \\ & 32 \mathrm{kHz} \text { Crystal } \\ & \text { oscillation } \\ & \hline \end{aligned}$ | 15.0 | 55.0 | $\mu \mathrm{A}$ | *1, *2 |
|  |  |  | $\begin{aligned} & \hline \mathrm{Ta}=105^{\circ} \mathrm{C} \\ & \mathrm{Vcc}=3.6 \mathrm{~V} \\ & 32 \mathrm{kHz} \text { Crystal } \\ & \text { oscillation } \\ & \hline \end{aligned}$ | - | 601 | $\mu \mathrm{A}$ | *1, *2 |
|  | $\begin{gathered} \mathrm{I}_{\mathrm{CCR}} \\ (\mathrm{VCC}) \end{gathered}$ | RTC mode | $\begin{aligned} & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{Vcc}=3.3 \mathrm{~V} \\ & 32 \mathrm{kHz} \text { Crystal } \\ & \text { oscillation } \end{aligned}$ | 13.2 | 53.2 | $\mu \mathrm{A}$ | *1, *2 |
|  |  |  | $\begin{aligned} & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{Vcc}=1.65 \mathrm{~V} \\ & 32 \mathrm{kHz} \text { Crystal } \\ & \text { oscillation } \end{aligned}$ | 12.7 | 52.7 | $\mu \mathrm{A}$ | *1, *2 |
|  |  |  | $\begin{aligned} & \hline \mathrm{Ta}=105^{\circ} \mathrm{C} \\ & \mathrm{Vcc}=3.6 \mathrm{~V} \\ & 32 \mathrm{kHz} \text { Crystal } \\ & \text { oscillation } \\ & \hline \end{aligned}$ | - | 598 | $\mu \mathrm{A}$ | *1, *2 |

*1: All ports are fixed. LVD off. Flash off.
*2: When CALDONE bit(CAL_CTL:CALDONE) is " 1 ". In case of " 0 ", Bipolar Vref current is added.

S6E1C3 Series

| Parameter | $\begin{gathered} \hline \text { Symbol } \\ \text { (Pin } \\ \text { Name) } \end{gathered}$ | Conditions |  |  | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Typ | Max |  |  |
| Power supply current | $\begin{aligned} & \mathrm{I}_{\mathrm{ICHD}} \\ & \text { (VCC) } \end{aligned}$ | Deep standby Stop mode | RAM off | $\begin{aligned} & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{Vcc}=3.3 \mathrm{~V} \end{aligned}$ | 0.58 | 1.85 | $\mu \mathrm{A}$ | *1, *2 |
|  |  |  |  | $\begin{aligned} & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{Vcc}=1.65 \mathrm{~V} \end{aligned}$ | 0.56 | 1.83 | $\mu \mathrm{A}$ | *1, *2 |
|  |  |  |  | $\begin{aligned} & \mathrm{Ta}=105^{\circ} \mathrm{C} \\ & \mathrm{Vcc}=3.6 \mathrm{~V} \end{aligned}$ | - | 46 | $\mu \mathrm{A}$ | *1, *2 |
|  |  |  | RAM on | $\begin{aligned} & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{Vcc}=3.3 \mathrm{~V} \end{aligned}$ | 0.78 | 6.6 | $\mu \mathrm{A}$ | *1, *2 |
|  |  |  |  | $\begin{aligned} & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{Vcc}=1.65 \mathrm{~V} \end{aligned}$ | 0.76 | 6.6 | $\mu \mathrm{A}$ | *1, *2 |
|  |  |  |  | $\begin{aligned} & \hline \mathrm{Ta}=105^{\circ} \mathrm{C} \\ & \mathrm{Vcc}=3.6 \mathrm{~V} \end{aligned}$ | - | 88 | $\mu \mathrm{A}$ | *1, *2 |
|  | $\begin{aligned} & I_{\text {ICRDD }} \\ & \text { (VCC) } \end{aligned}$ | Deep standby RTC mode | RAM off | $\begin{aligned} & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{Vcc}=3.3 \mathrm{~V} \\ & \hline \end{aligned}$ | 1.16 | 2.4 | $\mu \mathrm{A}$ | *1, *2 |
|  |  |  |  | $\begin{aligned} & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{Vcc}=1.65 \mathrm{~V} \end{aligned}$ | 1.15 | 2.4 | $\mu \mathrm{A}$ | *1, *2 |
|  |  |  |  | $\begin{aligned} & \mathrm{Ta}=105^{\circ} \mathrm{C} \\ & \mathrm{Vcc}=3.6 \mathrm{~V} \end{aligned}$ | - | 46 | $\mu \mathrm{A}$ | *1, *2 |
|  |  |  | RAM on | $\begin{aligned} & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{Vcc}=3.3 \mathrm{~V} \\ & \hline \end{aligned}$ | 1.37 | 7.2 | $\mu \mathrm{A}$ | *1, *2 |
|  |  |  |  | $\begin{aligned} & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{Vcc}=1.65 \mathrm{~V} \end{aligned}$ | 1.35 | 7.2 | $\mu \mathrm{A}$ | *1, *2 |
|  |  |  |  | $\begin{aligned} & \mathrm{Ta}=105^{\circ} \mathrm{C} \\ & \mathrm{Vcc}=3.6 \mathrm{~V} \end{aligned}$ | - | 88 | $\mu \mathrm{A}$ | *1, *2 |

*1: All ports are fixed. LVD off.
*2: When CALDONE bit(CAL_CTL:CALDONE) is " 1 ". In case of " 0 ", Bipolar Vref current is added.

## LVD Current

$$
\left(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V} \text { to } 3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin Name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ | Max |  |  |
| Low-Voltage |  |  |  | 0.15 | 0.3 | $\mu \mathrm{A}$ | For occurrence of reset |
| detection circuit <br> (LVD) power supply current | Icclvo | VCC | At operation | 0.10 | 0.3 | $\mu \mathrm{A}$ | For occurrence of interrupt |

## Bipolar Vref Current

$$
\left(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V} \text { to } 3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | PinName | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ | Max |  |  |
| Bipolar Vref Current | Iccbgr | VCC | At operation | 100 | 200 | $\mu \mathrm{A}$ |  |

## Flash Memory Current

$\left(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Pin <br> Name | Conditions | Value |  | Unit | Remarks |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Flash <br> memory <br> write/erase <br> current | ICCFLASH | VCC | At Write/Erase | 4.4 | 5.6 | mA |  |

## A/D converter Current

$$
\left(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V} \text { to } 3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | $\begin{gathered} \hline \text { Pin } \\ \text { Name } \\ \hline \end{gathered}$ | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ | Max |  |  |
| Power supply current | $I_{\text {cCad }}$ | VCC | At operation | 0.5 | 0.75 | mA |  |
| Reference power supply | Iccavrh | AVRH | At operation | 0.69 | 1.3 | mA | AVRH=3.6 V |
| current <br> (AVRH) |  |  | At stop | 0.1 | 1.3 | $\mu \mathrm{A}$ |  |

## Peripheral Current Dissipation

$\left(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$


[^2]
### 11.3.2 Pin Characteristics

| Parameter | Symbol | Pin Name | Conditions | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| H level input voltage (hysteresis input) | $\mathrm{V}_{\text {IHS }}$ | CMOS hysteresis input pin, MD0 | $\mathrm{V}_{\mathrm{cc}} \geq 2.7 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}} \times 0.8$ | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}<2.7 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |  |  |
|  |  | 5 V tolerant input pin | $\mathrm{V}_{\mathrm{cc}} \geq 2.7 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}} \times 0.8$ | - | $\mathrm{V}_{\text {ss }}+5.5$ | V |  |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}<2.7 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  |  |  |  |
| L level input voltage (hysteresis input) | VILS | CMOS hysteresis input pin, MD0 | $\mathrm{V}_{\mathrm{cc}} \geq 2.7 \mathrm{~V}$ | Vss - 0.3 | - | $\mathrm{V}_{\mathrm{CC}} \times 0.2$ | V |  |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}<2.7 \mathrm{~V}$ |  |  | $\mathrm{V}_{C C} \times 0.3$ |  |  |
|  |  | 5 V tolerant input pin | $\mathrm{V}_{\mathrm{cc}} \geq 2.7 \mathrm{~V}$ | V Ss - 0.3 | - | $\mathrm{V}_{\mathrm{CC}} \times 0.2$ | V |  |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}<2.7 \mathrm{~V}$ |  | - | $\mathrm{V}_{\mathrm{CC}} \times 0.3$ |  |  |
| H level output voltage | Voh | 4 mA type | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \geq 2.7 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA} \end{aligned}$ | $V_{C C}-0.5$ | - | $\mathrm{V}_{\mathrm{cc}}$ | V |  |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}<2.7 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA} \end{aligned}$ | $V_{\text {cc }}-0.45$ |  |  |  |  |
| L level output voltage | Vol | 4 mA type | $\begin{gathered} \mathrm{V}_{\mathrm{CC}} \geq 2.7 \mathrm{~V}, \\ \mathrm{I}_{\mathrm{OL}} 4 \mathrm{~mA} \\ \mathrm{~V}_{\mathrm{CC}}<2.7 \mathrm{~V}, \\ \mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA} \\ \hline \end{gathered}$ | Vss | - | 0.4 | V |  |
| Input leak current | IIL | - | - | - 5 | - | + 5 | $\mu \mathrm{A}$ |  |
| Pull-up resistance value | $\mathrm{R}_{\text {PU }}$ | Pull-up pin | $\mathrm{V}_{\mathrm{cc}} \geq 2.7 \mathrm{~V}$ | 21 | 33 | 48 | k $\Omega$ |  |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}<2.7 \mathrm{~V}$ | - | - | 88 |  |  |
| Input capacitance | $\mathrm{Clin}^{\text {a }}$ | Other than VCC, VSS, AVRH | - | - | 5 | 15 | pF |  |

### 11.4 AC Characteristics

11.4.1 Main Clock Input Characteristics

$$
\left(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V} \text { to } 3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Input frequency | $\mathrm{F}_{\mathrm{CH}}$ | $\begin{aligned} & \text { X0, } \\ & \text { X1 } \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}} \geq 2.7 \mathrm{~V}$ | 8 | 48 | MHz | When the crystal oscillator is connected |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}<2.7 \mathrm{~V}$ | 8 | 20 |  |  |
|  |  |  | - | 8 | 48 | MHz | When the external clock is used |
| Input clock cycle | $\mathrm{t}_{\text {cyLH }}$ |  | - | 20.83 | 125 | ns | When the external clock is used |
| Input clock pulse width | - |  | PWH/tCYLH, PwL/tcylh | 45 | 55 | \% | When the external clock is used |
| Input clock rising time and falling time | $\mathrm{t}_{\mathrm{CF}}$, <br> $\mathrm{t}_{\mathrm{CR}}$ |  | - | - | 5 | ns | When the external clock is used |
| Internal operating clock ${ }^{* 1}$ frequency | $\mathrm{F}_{\mathrm{CM}}$ | - | - | - | 40.8 | MHz | Master clock |
|  | $\mathrm{F}_{\mathrm{Cc}}$ | - | - | - | 40.8 | MHz | Base clock (HCLK/FCLK) |
|  | $\mathrm{F}_{\mathrm{CP} 0}$ | - | - | - | 40.8 | MHz | APB0 bus clock* ${ }^{2}$ |
|  | $\mathrm{F}_{\mathrm{CP} 1}$ | - | - | - | 40.8 | MHz | APB1 bus clock* ${ }^{2}$ |
| Internal operating clock ${ }^{* 1}$ cycle time | $\mathrm{t}_{\text {čCcm }}$ | - | - | 24.5 | - | ns | Master clock |
|  | $\mathrm{t}_{\text {cycc }}$ | - | - | 24.5 | - | ns | Base clock (HCLK/FCLK) |
|  | $\mathrm{t}_{\text {CYCPO }}$ | - | - | 24.5 | - | ns | APB0 bus clock* ${ }^{2}$ |
|  | $\mathrm{t}_{\mathrm{CYCP} 1}$ | - | - | 24.5 | - | ns | APB1 bus clock* ${ }^{2}$ |

*1: For details of each internal operating clock, refer to "Chapter: Clock" in "FM0+ Family Peripheral Manual".
*2: For details of the APB bus to which a peripheral is connected, see "8. Block Diagram".


### 11.4.2 Sub Clock Input Characteristics

$\left(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin Name | Conditions | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| Input frequency | $\mathrm{f}_{\mathrm{CL}}$ | $\begin{aligned} & \text { X0A, } \\ & \text { X1A } \end{aligned}$ | - | - | 32.768 | - | kHz | When the crystal oscillator is connected |
|  |  |  | - | 32 | - | 100 | kHz | When the external clock is used |
| Input clock cycle | $t_{\text {cyLL }}$ |  | - | 10 | - | 31.25 | $\mu \mathrm{S}$ | When the external clock is used |
| Input clock pulse width | - |  | Pwh/tcYLL, PwL/tcyll | 45 | - | 55 | \% | When the external clock is used |

*: See "Sub crystal oscillator" in "7. Handling Devices" for the crystal oscillator used.

11.4.3 Built-in CR Oscillation Characteristics

## Built-in High-Speed CR

$\left(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Conditions | Value |  |  | Unit | Remarks |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Clock frequency | $\mathrm{F}_{\mathrm{CRH}}$ | $\mathrm{Ta}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$, | 7.84 | 8 | 8.16 | MHz | After trimming *1 |
| Frequency <br> stabilization time | tcRWT | - | - | - | 300 | $\mu \mathrm{~s}$ | $* 2$ |

*1: In the case of using the values in CR trimming area of Flash memory at shipment for frequency trimming/temperature trimming.
*2: This is time from the trim value setting to stable of the frequency of the High-speed CR clock.
After setting the trim value, the period when the frequency stability time passes can use the High-speed CR clock as a source clock.

## Built-in Low-Speed CR

$$
\left(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V} \text { to } 3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Conditions | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Clock frequency | $\mathrm{f}_{\mathrm{CRL}}$ | - | 50 | 100 | 150 | kHz |  |

### 11.4.4 Operating Conditions of Main PLL

(In the Case of Using the Main Clock as the Input Clock of the PLL)
$\left(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Value |  |  | Unit | Remarks |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| PLL oscillation stabilization wait time <br> (LOCK UP time) | $\mathrm{t}_{\text {LOCK }}$ | 50 | - |  | $\mu \mathrm{s}$ |  |
| PLL input clock frequency | $\mathrm{F}_{\text {PLLI }}$ | 8 | - | 16 | MHz |  |
| PLL multiple rate | - | 5 | - | 18 | multiple |  |
| PLL macro oscillation clock frequency | $\mathrm{FPLLO}^{*}$ | 75 | - | 150 | MHz |  |
| Main PLL clock frequency ${ }^{* 2}$ | $\mathrm{~F}_{\text {CLKPLL }}$ | - | - | 40 | MHz |  |
| USB clock frequency ${ }^{* 3}$ | $\mathrm{~F}_{\text {CLKSPLL }}$ | - | - | 48 | MHz |  |

*1: The wait time is the time it takes for PLL oscillation to stabilize.
*2: For details of the main PLL clock (CLKPLL), refer to "Chapter: Clock" in "FM0+ Family Peripheral Manual".
*3: For more information about USB clock, see "Chapter: USB Clock Generation" in "FMO+ Family Peripheral Manual Communication Macro Part".

## Main PLL connection



### 11.4.5 Operating Conditions of Main PLL

(In the Case of Using the Built-in High-Speed CR Clock as the Input Clock of the Main PLL)
$\left(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{Ss}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| PLL oscillation stabilization wait time*1 (LOCK UP time) | tıock | 50 | - | - | $\mu \mathrm{s}$ |  |
| PLL input clock frequency | $\mathrm{F}_{\text {PLLI }}$ | 7.84 | 8 | 8.16 | MHz |  |
| PLL multiple rate | - | 9 | - | 18 | multiple |  |
| PLL macro oscillation clock frequency | $\mathrm{F}_{\text {PLLO }}$ | 75 | - | 150 | MHz |  |
| Main PLL clock frequency* ${ }^{2}$ | $\mathrm{F}_{\text {CLKPLL }}$ | - | - | 40.8 | MHz |  |

*1: The wait time is the time it takes for PLL oscillation to stabilize.
*2: For details of the main PLL clock (CLKPLL), refer to "Chapter: Clock" in "FM0+ Family Peripheral Manual".

## Note:

S6E1C3 Series

- For the main PLL source clock, input the high-speed CR clock (CLKHC) whose frequency and temperature have been trimmed. When setting PLL multiple rate, please take the accuracy of the built-in High-speed CR clock into account and prevent the master clock from exceeding the maximum frequency.


### 11.4.6 Reset Input Characteristics

| Parameter | Symbol | Pin Name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Reset input time | $\mathrm{t}_{\text {INITX }}$ | INITX | - | 500 | - | ns |  |

### 11.4.7 Power-on Reset Timing

| Parameter | Symbol | Pin Name | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |  |
| Power supply rising time | tvccr | VCC | 0 | - | ms |  |
| Power supply shut down time | $\mathrm{t}_{\text {OFF }}$ |  | 1 | - | ms |  |
| Time until releasing Power-on reset | tPRT |  | 0.43 | 3.4 | ms |  |



## Glossary

$\square \mathrm{VCC}$ minimum : Minimum $\mathrm{V}_{\mathrm{Cc}}$ of recommended operating conditions.
םVDH_minimum : Minimum detection voltage of Low-Voltage detection reset.
See "11.7 Low-Voltage Detection Characteristics".
11.4.8 Base Timer Input Timing

## Timer Input Timing

| Parameter | Symbol | Pin Name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Input pulse width | $\mathrm{t}_{\text {TIWH, }} \mathrm{t}_{\text {tiwl }}$ | TIOAn/TIOBn (when using as ECK, TIN) | - | 2 tcycp | - | ns |  |



Trigger Input Timing
( $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Pin Name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input pulse width | $\mathrm{t}_{\text {TRGH }}, \mathrm{t}_{\text {trgl }}$ | TIOAn/TIOBn (when using as TGIN) | - | $2 \mathrm{t}_{\text {cycp }}$ | - | ns |  |

$\square$

## Note:

- $\quad t_{C Y C P}$ indicates the APB bus clock cycle time.

For the number of the APB bus to which the Base Timer has been connected, see "8. Block Diagram".

### 11.4.9 CSIO/SPI/UART Timing

## CSIO (SPI=0, SCINV=0)

| Parameter | Symbol | $\begin{gathered} \text { Pin } \\ \text { name } \end{gathered}$ | Conditions | $\mathrm{V}_{\mathrm{cc}}<2.7 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{cc}} \geq 2.7 \mathrm{~V}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |
| Serial clock cycle time | $\mathrm{t}_{\mathrm{scyc}}$ | SCKx | Master mode | $4 \mathrm{t}_{\mathrm{CYCP}}$ | - | $4 \mathrm{t}_{\mathrm{CYCP}}$ | - | ns |
| SCK $\downarrow \rightarrow$ SOT delay time | tsLovi | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | - 30 | + 30 | -20 | + 20 | ns |
| SIN $\rightarrow$ SCK $\uparrow$ setup time | tivshi | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 50 | - | 36 | - | ns |
| SCK $\uparrow \rightarrow$ SIN hold time | $\mathrm{t}_{\text {SHIXI }}$ | $\begin{aligned} & \hline \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 0 | - | 0 | - | ns |
| Serial clock "L" pulse width | $\mathrm{t}_{\text {SLSH }}$ | SCKx | Slave mode | $\begin{gathered} 2 \mathrm{t}_{\mathrm{CYCP}}- \\ 10 \\ \hline \end{gathered}$ | - | $\begin{gathered} 2 \mathrm{t}_{\mathrm{CYCP}}- \\ 10 \\ \hline \end{gathered}$ | - | ns |
| Serial clock "H" pulse width | $\mathrm{tsHsL}^{\text {l }}$ | SCKx |  | $\mathrm{t}_{\text {CYCP }}+10$ | - | $\begin{gathered} \hline \mathrm{t}_{\mathrm{CYCP}}+ \\ 10 \end{gathered}$ | - | ns |
| SCK $\downarrow \rightarrow$ SOT delay time | tslove | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \\ & \hline \end{aligned}$ |  | - | 50 | - | 30 | ns |
| SIN $\rightarrow$ SCK $\uparrow$ setup time | tivshe | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 10 | - | 10 | - | ns |
| SCK $\uparrow \rightarrow$ SIN hold time | $\mathrm{t}_{\text {SHIXE }}$ | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 20 | - | 20 | - | ns |
| SCK falling time | tF | SCKx |  | - | 5 | - | 5 | ns |
| SCK rising time | tR | SCKx |  | - | 5 | - | 5 | ns |

Notes:

- The above AC characteristics are for clock synchronous mode.
- $\quad t_{C Y C P}$ represents the APB bus clock cycle time.

For the number of the APB bus to which Multi-function Serial has been connected, see "8. Block Diagram".

- $\quad$ The characteristics are only applicable when the relocate port numbers are the same. For instance, they are not applicable for the combination of SCKx_0 and SOTx_1.
- External load capacitance $C_{L}=30 \mathrm{pF}$



## CSIO (SPI=0, SCINV=1)

$\left(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ )

| Parameter | Symbol | $\begin{gathered} \text { Pin } \\ \text { name } \end{gathered}$ | Conditions | $\mathrm{V}_{\mathrm{cc}}<2.7 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{cc}} \geq 2.7 \mathrm{~V}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |
| Serial clock cycle time | $\mathrm{tsCrc}^{\text {c }}$ | SCKx | Master mode | $4 \mathrm{t}_{\text {CYCP }}$ | - | $4 \mathrm{t}_{\text {CYCP }}$ | - | ns |
| SCK $\uparrow \rightarrow$ SOT delay time | tshovi | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | -30 | + 30 | -20 | + 20 | ns |
| SIN $\rightarrow$ SCK $\downarrow$ setup time | $\mathrm{t}_{\text {IVSLI }}$ | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 50 | - | 36 | - | ns |
| SCK $\downarrow \rightarrow$ SIN hold time | tsLIXI | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 0 | - | 0 | - | ns |
| Serial clock "L" pulse width | tsLSH | SCKx | Slave mode | $\begin{gathered} 2 \mathrm{t}_{\mathrm{CYCP}}- \\ 10 \end{gathered}$ | - | $\begin{gathered} 2 \mathrm{t}_{\mathrm{CYCP}}- \\ 10 \\ \hline \end{gathered}$ | - | ns |
| Serial clock "H" pulse width | $\mathrm{t}_{\text {SHSL }}$ | SCKx |  | $\mathrm{t}_{\mathrm{CYCP}}+10$ | - | $\mathrm{t}_{\mathrm{CYCP}}+10$ | - | ns |
| SCK $\uparrow \rightarrow$ SOT delay time | tshove | $\begin{aligned} & \hline \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | - | 50 | - | 33 | ns |
| SIN $\rightarrow$ SCK $\downarrow$ setup time | $\mathrm{t}_{\text {IVSLE }}$ | $\begin{aligned} & \hline \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 10 | - | 10 | - | ns |
| SCK $\downarrow \rightarrow$ SIN hold time | $t_{\text {sLIXE }}$ | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 20 | - | 20 | - | ns |
| SCK falling time | tF | SCKx |  | - | 5 | - | 5 | ns |
| SCK rising time | tR | SCKx |  | - | 5 | - | 5 | ns |

## Notes:

- The above AC characteristics are for clock synchronous mode.
- $\quad t_{C Y C P}$ represents the APB bus clock cycle time.

For the number of the APB bus to which Multi-function Serial has been connected, see "8. Block Diagram".

- $\quad$ The characteristics are only applicable when the relocate port numbers are the same.

For instance, they are not applicable for the combination of SCKx_0 and SOTx_1.

- External load capacitance $C_{L}=30 \mathrm{pF}$



Slave mode

SPI (SPI=1, SCINV=0)

$$
\left(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V} \text { to } 3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | $\begin{gathered} \text { Pin } \\ \text { name } \end{gathered}$ | Conditions | $\mathrm{V}_{\mathrm{cc}}<2.7 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{cc}} \geq 2.7 \mathrm{~V}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |
| Serial clock cycle time | $\mathrm{tscyc}^{\text {c }}$ | SCKx | Master mode | $4 \mathrm{t}_{\mathrm{CYCP}}$ | - | $4 \mathrm{t}_{\mathrm{CYCP}}$ | - | ns |
| SCK $\uparrow \rightarrow$ SOT delay time | tshovi | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | -30 | + 30 | -20 | + 20 | ns |
| SIN $\rightarrow$ SCK $\downarrow$ setup time | $\mathrm{t}_{\text {IVSLI }}$ | $\begin{aligned} & \hline \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 50 | - | 36 | - | ns |
| SCK $\downarrow \rightarrow$ SIN hold time | tsLIXI | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 0 | - | 0 | - | ns |
| SOT $\rightarrow$ SCK $\downarrow$ delay time | tsovLi | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | $\begin{gathered} 2 \mathrm{t}_{\mathrm{CYCP}}- \\ 30 \\ \hline \end{gathered}$ | - | $\begin{gathered} 2 \mathrm{t}_{\mathrm{CYCP}}- \\ 30 \\ \hline \end{gathered}$ | - | ns |
| Serial clock "L" pulse width | tsLSH | SCKx | Slave mode | $\begin{gathered} 2 \mathrm{t}_{\mathrm{CYCP}}- \\ 10 \end{gathered}$ | - | $\begin{gathered} 2 \mathrm{t}_{\mathrm{CYCP}}- \\ 10 \end{gathered}$ | - | ns |
| Serial clock "H" pulse width | $\mathrm{t}_{\text {SHSL }}$ | SCKx |  | $\mathrm{t}_{\text {CYCP }}+10$ | - | $\mathrm{t}_{\mathrm{CYCP}}+10$ | - | ns |
| SCK $\uparrow \rightarrow$ SOT delay time | $\mathrm{t}_{\text {SHoVe }}$ | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | - | 50 | - | 33 | ns |
| SIN $\rightarrow$ SCK $\downarrow$ setup time | tivsLe | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 10 | - | 10 | - | ns |
| SCK $\downarrow \rightarrow$ SIN hold time | $t_{\text {SLIXE }}$ | $\begin{aligned} & \hline \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 20 | - | 20 | - | ns |
| SCK falling time | tF | SCKx |  | - | 5 | - | 5 | ns |
| SCK rising time | tR | SCKx |  | - | 5 | - | 5 | ns |

## Notes:

- The above AC characteristics are for clock synchronous mode.
- $\quad t_{C Y C P}$ represents the APB bus clock cycle time.

For the number of the APB bus to which Multi-function Serial has been connected, see "8. Block Diagram".

- $\quad$ The characteristics are only applicable when the relocate port numbers are the same. For instance, they are not applicable for the combination of SCKx_0 and SOTx_1.
- External load capacitance $C_{L}=30 \mathrm{pF}$



Slave mode
*: Changes when writing to TDR register

SPI (SPI=1, SCINV=1)
$\left(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ )

| Parameter | Symbol | $\begin{gathered} \text { Pin } \\ \text { name } \end{gathered}$ | Conditions | $\mathrm{V}_{\mathrm{cc}}<2.7 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{cc}} \geq 2.7 \mathrm{~V}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |
| Serial clock cycle time | $\mathrm{tsCyc}^{\text {c }}$ | SCKx | Master mode | $4 \mathrm{t}_{\text {CYCP }}$ | - | $4 \mathrm{t}_{\text {CYCP }}$ | - | ns |
| SCK $\downarrow \rightarrow$ SOT delay time | tslovi | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | -30 | + 30 | -20 | + 20 | ns |
| SIN $\rightarrow$ SCK $\uparrow$ setup time | tivshi | $\begin{aligned} & \hline \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 50 | - | 36 | - | ns |
| SCK $\uparrow \rightarrow$ SIN hold time | $\mathrm{t}_{\text {SHIXI }}$ | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 0 | - | 0 | - | ns |
| SOT $\rightarrow$ SCK $\uparrow$ delay time | tsovhi | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | $\begin{gathered} 2 \mathrm{t}_{\mathrm{CYCP}}- \\ 30 \\ \hline \end{gathered}$ | - | $\begin{gathered} 2 \mathrm{t}_{\mathrm{CYCP}}- \\ 30 \\ \hline \end{gathered}$ | - | ns |
| Serial clock "L" pulse width | tslsh | SCKx | Slave mode | $\begin{gathered} 2 \mathrm{t}_{\mathrm{CYCP}}- \\ 10 \end{gathered}$ | - | $\begin{gathered} 2 \mathrm{t}_{\mathrm{CYCP}}- \\ 10 \end{gathered}$ | - | ns |
| Serial clock "H" pulse width | $\mathrm{t}_{\text {SHSL }}$ | SCKx |  | $\mathrm{t}_{\text {CYCP }}+10$ | - | $\mathrm{t}_{\mathrm{CYCP}}+10$ | - | ns |
| SCK $\downarrow \rightarrow$ SOT delay time | tslove | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | - | 50 | - | 33 | ns |
| SIN $\rightarrow$ SCK $\uparrow$ setup time | $\mathrm{t}_{\text {IVSHE }}$ | $\begin{aligned} & \hline \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 10 | - | 10 | - | ns |
| SCK $\uparrow \rightarrow$ SIN hold time | $\mathrm{t}_{\text {SHIXE }}$ | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 20 | - | 20 | - | ns |
| SCK falling time | tF | SCKx |  | - | 5 | - | 5 | ns |
| SCK rising time | tR | SCKx |  | - | 5 | - | 5 | ns |

## Notes:

- The above AC characteristics are for clock synchronous mode.
- $\quad t_{C Y C P}$ represents the APB bus clock cycle time.

For the number of the APB bus to which Multi-function Serial has been connected, see "8. Block Diagram".

- $\quad$ The characteristics are only applicable when the relocate port numbers are the same.

For instance, they are not applicable for the combination of SCKx_0 and SOTx_1.

- External load capacitance $C_{L}=30 \mathrm{pF}$



When Using CSIO/SPI Chip Select (SCINV=0, CSLVL=1)
$\left(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Conditions | $\mathrm{V}_{\mathrm{cc}}<2.7 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{cc}} \geq 2.7 \mathrm{~V}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| SCS $\downarrow \rightarrow$ SCK $\downarrow$ setup time | tcssı | Master mode | (*1)-50 | (*1)+0 | (*1)-50 | (*1)+0 | ns |
| SCK $\uparrow \rightarrow$ SCS $\uparrow$ hold time | tcsil |  | (*2)+0 | $(* 2)+50$ | (*2)+0 | (*2)+50 | ns |
| SCS deselect time | $\mathrm{t}_{\text {CSDI }}$ |  | (*3)-50 | (*3)+50 | (*3)-50 | (*3) +50 | ns |
| SCS $\downarrow \rightarrow$ SCK $\downarrow$ setup time | tcsse | Slave mode | $3 \mathrm{tcyCP}^{\text {+ }} 30$ | - | $3 \mathrm{t}_{\mathrm{CYCP}}+30$ | - | ns |
| SCK $\uparrow \rightarrow$ SCS $\uparrow$ hold time | tcSHE |  | 0 | - | 0 | - | ns |
| SCS deselect time | tcsie |  | $3 \mathrm{t}_{\mathrm{CYCP}}+30$ | - | $3 \mathrm{t}_{\mathrm{CYCP}}+30$ | - | ns |
| SCS $\downarrow \rightarrow$ SOT delay time | $t_{\text {DSE }}$ |  | - | 55 | - | 40 | ns |
| SCS $\uparrow \rightarrow$ SOT delay time | $t_{\text {deE }}$ |  | 0 | - | 0 | - | ns |

*1: CSSU bit value $\times$ serial chip select timing operating clock cycle.
*2: CSHD bit value $\times$ serial chip select timing operating clock cycle.
*3: CSDS bit value $\times$ serial chip select timing operating clock cycle.
Irrespective of CSDS bit setting, $5 t_{\mathrm{cycp}}$ or more are required for the period the time when the serial chip select pin becomes inactive to the time when the serial chip select pin becomes active again.

## Notes:

- $\quad t_{C Y C P}$ indicates the APB bus clock cycle time.

For information about the APB bus number which Multi-function Serial is connected to, see "8. Block Diagram".

- For information about CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM0+ Family Peripheral Manual".
- These characteristics only guarantee the same relocate port number.

For example, the combination of SCKx_0 and SCSIx_1 is not guaranteed.

- When the external load capacitance $C_{L}=30 \mathrm{pF}$.


When Using CSIO/SPI Chip Select (SCINV=1, CSLVL=1)
$\left(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions | $\mathrm{V}_{\mathrm{cc}}<2.7 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{cc}} \geq 2.7 \mathrm{~V}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| SCS $\downarrow \rightarrow$ SCK $\uparrow$ setup time | $\mathrm{t}_{\text {css }}$ | Master mode | (*1)-50 | (*1)+0 | (*1)-50 | (*1)+0 | ns |
| SCK $\downarrow \rightarrow$ SCS $\uparrow$ hold time | tcsil |  | (*2)+0 | (*2)+50 | (*2)+0 | (*2)+50 | ns |
| SCS deselect time | tcsdi |  | (*3)-50 | (*3)+50 | (*3)-50 | (*3)+50 | ns |
| SCS $\downarrow \rightarrow$ SCK $\uparrow$ setup time | tcsse | Slave mode | $3 \mathrm{t}_{\mathrm{CYCP}}+30$ | - | $3 \mathrm{t}_{\mathrm{CYCP}}+30$ | - | ns |
| SCK $\downarrow \rightarrow$ SCS $\uparrow$ hold time | $\mathrm{t}_{\text {CSHE }}$ |  | 0 | - | 0 | - | ns |
| SCS deselect time | tcsde |  | $3 \mathrm{tcYCP}^{\text {+ }} 30$ | - | $3 \mathrm{tcYCP}^{\text {+ }}$ 30 | - | ns |
| SCS $\downarrow \rightarrow$ SOT delay time | tose |  | - | 55 | - | 40 | ns |
| SCS $\uparrow \rightarrow$ SOT delay time | $t_{\text {dee }}$ |  | 0 | - | 0 | - | ns |

*1: CSSU bit value $\times$ serial chip select timing operating clock cycle.
*2: CSHD bit value $\times$ serial chip select timing operating clock cycle.
*3: CSDS bit value $\times$ serial chip select timing operating clock cycle. Irrespective of CSDS bit setting, $5 t_{\mathrm{CYCP}}$ or more are required for the period the time when the serial chip select pin becomes inactive to the time when the serial chip select pin becomes active again.

## Notes:

- $\quad t_{C Y C P}$ indicates the APB bus clock cycle time.

For information about the APB bus number which Multi-function Serial is connected to, see "8. Block Diagram".

- For information about CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM0+ Family Peripheral Manual".
- These characteristics only guarantee the same relocate port number.

For example, the combination of SCKx_0 and SCSIx_1 is not guaranteed.

- When the external load capacitance $C_{L}=30 \mathrm{pF}$.



## When Using CSIO/SPI Chip Select (SCINV=0, CSLVL=0)

$\left(\mathrm{V}_{\mathrm{Cc}}=1.65 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{Ss}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions | $\mathrm{V}_{\mathrm{cc}}<2.7 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{cc}} \geq 2.7 \mathrm{~V}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| SCS $\uparrow \rightarrow$ SCK $\downarrow$ setup time | $\mathrm{t}_{\text {css }}$ | Master mode | (*1)-50 | (*1) +0 | (*1)-50 | (*1)+0 | ns |
| SCK $\uparrow \rightarrow$ SCS $\downarrow$ hold time | tcSH |  | (*2)+0 | (*2)+50 | (*2)+0 | (*2) +50 | ns |
| SCS deselect time | tcsil |  | (*3)-50 | (*3)+50 | (*3)-50 | (*3)+50 | ns |
| SCS $\uparrow \rightarrow$ SCK $\downarrow$ setup time | tcsse | Slave mode | $3 \mathrm{t}_{\mathrm{CYCP}}+30$ | - | $3 \mathrm{t}_{\mathrm{CYCP}}+30$ | - | ns |
| SCK $\uparrow \rightarrow$ SCS $\downarrow$ hold time | $\mathrm{t}_{\text {cSHe }}$ |  | 0 | - | 0 | - | ns |
| SCS deselect time | tcsie |  | $3 \mathrm{tcYCP}^{\text {+ }} 30$ | - | $3 \mathrm{t}_{\mathrm{CYCP}}+30$ | - | ns |
| SCS $\uparrow \rightarrow$ SOT delay time | $\mathrm{t}_{\text {DSE }}$ |  | - | 55 | - | 40 | ns |
| SCS $\downarrow \rightarrow$ SOT delay time | $t_{\text {dee }}$ |  | 0 | - | 0 | - | ns |

*1: CSSU bit value $\times$ serial chip select timing operating clock cycle.
*2: CSHD bit value $\times$ serial chip select timing operating clock cycle.
*3: CSDS bit value $\times$ serial chip select timing operating clock cycle.
Irrespective of CSDS bit setting, $5 t_{\mathrm{cycp}}$ or more are required for the period the time when the serial chip select pin becomes inactive to the time when the serial chip select pin becomes active again.

## Notes:

- $\quad t_{C Y C P}$ indicates the APB bus clock cycle time.

For information about the APB bus number which Multi-function Serial is connected to, see "8. Block Diagram".

- For information About CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM0+ Family Peripheral Manual".
- These characteristics only guarantee the same relocate port number. For example, the combination of SCKx_0 and SCSIx_1 is not guaranteed.
- When the external load capacitance $C_{L}=30 \mathrm{pF}$.



## When Using CSIO/SPI Chip Select (SCINV=1, CSLVL=0)

$\left(\mathrm{V}_{\mathrm{Cc}}=1.65 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{Ss}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions | $\mathrm{V}_{\mathrm{cc}}<2.7 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{cc}} \geq 2.7 \mathrm{~V}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| SCS $\uparrow \rightarrow$ SCK $\uparrow$ setup time | $\mathrm{t}_{\text {css }}$ | Master mode | (*1)-50 | (*1)+0 | (*1)-50 | (*1)+0 | ns |
| SCK $\downarrow \rightarrow$ SCS $\downarrow$ hold time | tcsh |  | (*2)+0 | (*2)+50 | (*2)+0 | (*2) +50 | ns |
| SCS deselect time | tcsdi |  | (*3)-50 | (*3)+50 | (*3)-50 | (*3)+50 | ns |
| SCS $\uparrow \rightarrow$ SCK $\uparrow$ setup time | $\mathrm{t}_{\text {csse }}$ | Slave mode | $3 \mathrm{t}_{\mathrm{CYCP}}+30$ | - | $3 \mathrm{t}_{\mathrm{CYCP}}+30$ | - | ns |
| SCK $\downarrow \rightarrow$ SCS $\downarrow$ hold time | $\mathrm{t}_{\text {CSHE }}$ |  | 0 | - | 0 | - | ns |
| SCS deselect time | tCSDE |  | $3 \mathrm{tcyCP}^{\text {+ }} 30$ | - | $3 \mathrm{t}_{\mathrm{CYCP}}+30$ | - | ns |
| SCS $\uparrow \rightarrow$ SOT delay time | $t_{\text {DSE }}$ |  | - | 55 | - | 40 | ns |
| SCS $\downarrow \rightarrow$ SOT delay time | $t_{\text {DEE }}$ |  | 0 | - | 0 | - | ns |

*1: CSSU bit value $\times$ serial chip select timing operating clock cycle.
*2: CSHD bit value $\times$ serial chip select timing operating clock cycle.
*3: CSDS bit value $\times$ serial chip select timing operating clock cycle.
Irrespective of CSDS bit setting, $5 t_{c y c p}$ or more are required for the period the time when the serial chip select pin becomes inactive to the time when the serial chip select pin becomes active again.

## Notes:

- $\quad t_{C Y C P}$ indicates the APB bus clock cycle time.

For information about the APB bus number which Multi-function Serial is connected to, see "8. Block Diagram".

- For information about CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM0+ Family Peripheral Manual".
- These characteristics only guarantee the same relocate port number. For example, the combination of SCKx_0 and SCSIx_1 is not guaranteed.
- When the external load capacitance $C_{L}=30 \mathrm{pF}$.


UART external clock input (EXT=1)
$\left(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |  |
| Serial clock L pulse width | $\mathrm{t}_{\text {SLSH }}$ | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | $\mathrm{t}_{\mathrm{CYCP}}+10$ | - | ns |  |
| Serial clock H pulse width | $\mathrm{t}_{\text {SHSL }}$ |  | $\mathrm{t}_{\text {CYCP }}+10$ | - | ns |  |
| SCK falling time | $\mathrm{t}_{\mathrm{F}}$ |  | - | 5 | ns |  |
| SCK rising time | $t_{R}$ |  | - | 5 | ns |  |



S6E1C3 Series
11.4.10 External Input Timing

$$
\left(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V} \text { to } 3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$


*1: $\mathrm{t}_{\mathrm{CYCP}}$ represents the APB bus clock cycle time.
For the number of the APB bus to which the Multi-function Timer is connected and that of the APB bus to which the External Interrupt Controller is connected, see "8. Block Diagram".
*2: In Run mode and Sleep mode
*3: In Timer mode, RTC mode and Stop mode
*4: In Deep Standby RTC mode and Deep Standby Stop mode

11.4.11 $I^{2} C$ Timing / I2C Slave Timing
$\left(\mathrm{V}_{\mathrm{cc}}=1.65 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ )

| Parameter | Symbo | Conditions | Standard-Mode |  | Fast-Mode |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |  |
| SCL(SI2CSCL) clock frequency | $\mathrm{F}_{\text {SCL }}$ | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \\ \mathrm{R}=(\mathrm{Vp} / \mathrm{loL})^{* 1} \end{gathered}$ | 0 | 100 | 0 | 400 | kHz |  |
| (Repeated) Start condition hold time SDA(SI2CSDA) $\downarrow \rightarrow$ SCL(SI2CSCL) $\downarrow$ | $\mathrm{t}_{\text {hdsta }}$ |  | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |  |
| SCL(SI2CSCL) clock L width | tow |  | 4.7 | - | 1.3 | - | $\mu \mathrm{s}$ |  |
| SCL(SI2CSCL) clock H width | $\mathrm{t}_{\text {HIGH }}$ |  | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |  |
| (Repeated) Start setup time SCL(SI2CSCL) $\uparrow \rightarrow$ SDA (SI2CSDA) $\downarrow$ | tsusta |  | 4.7 | - | 0.6 | - | $\mu \mathrm{s}$ |  |
| ```Data hold time SCL(SI2CSCL) }\downarrow->\mathrm{ SDA(SI2CSDA) \downarrow\uparrow``` | $\mathrm{th}_{\text {didat }}$ |  | 0 | $3.45{ }^{* 2}$ | 0 | $0.9 * 3$ | $\mu \mathrm{s}$ |  |
| Data setup time SDA (SI2CSDA) $\downarrow \uparrow \rightarrow$ SCL (SI2CSCL) $\uparrow$ | tsudat |  | 250 | - | 100 | - | ns |  |
| Stop condition setup time SCL(SI2CSCL) $\uparrow \rightarrow$ SDA(SI2CSDA) $\uparrow$ | $\mathrm{t}_{\text {susto }}$ |  | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |  |
| Bus free time between Stop condition and Start condition | $\mathrm{t}_{\text {BuF }}$ |  | 4.7 | - | 1.3 | - | $\mu \mathrm{s}$ |  |
| Noise filter | $\mathrm{t}_{\text {SP }}$ | - | $\stackrel{2}{\mathrm{t}_{\mathrm{CYCP}}{ }^{* 4}}$ | - | $\underset{t_{\mathrm{CYCP}}{ }^{* 4}}{2}$ | - | ns | except I2C <br> Slave |

*1: $\quad \mathrm{R}$ represents the pull-up resistance of the SCL and SDA lines, and CL the load capacitance of the SCL and SDA lines. $V_{P}$ represents the power supply voltage of the pull-up resistance, and lol the Vol guaranteed current.
*2: The maximum thdDat must satisfy at least the condition that the period during which the device is holding the SCL signal at L (tow) does not extend.
*3: A Fast-mode $I^{2} \mathrm{C}$ bus device can be used in a Standard-mode $\mathrm{I}^{2} \mathrm{C}$ bus system, provided that the condition of $\mathrm{t}_{\text {suDAT }} \geq 250 \mathrm{~ns}$ is fulfilled.
*4: $t_{\text {CYCP }}$ represents the APB bus clock cycle time.
For the number of the APB bus to which the $I^{2} \mathrm{C}$ is connected, see " 8 . Block Diagram".
To use Standard-mode, set the APB bus clock at 2 MHz or more.
To use Fast-mode, set the APB bus clock at 8 MHz or more.

11.4.12 $I^{2}$ S Timing (MFS-I2S Timing)

## Master Mode Timing

$\left(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ )

| Parameter | Symbo | PinName | Conditions | $\mathrm{V}_{\mathrm{cc}}<2.7 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{CC}} \geq 2.7 \mathrm{~V}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |
| MI2SCK max frequency (*1) | $\mathrm{F}_{\text {M12SCK }}$ | MI2SCKx | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | - | 6.144 | - | 6.144 | MHz |
| $\mathrm{I}^{2}$ S clock cycle time (*1) | $\mathrm{t}_{1 \mathrm{CYC}}$ | MI2SCKx |  | $4 \mathrm{t}_{\text {CYCP }}$ | - | $4 \mathrm{t}_{\text {CYCP }}$ | - | ns |
| $\mathrm{I}^{2}$ S clock Duty cycle | $\Delta$ | MI2SCKx |  | 45\% | 55\% | 45\% | 55\% |  |
| MI2SCK $\downarrow \rightarrow$ MI2SWS delay time | $\mathrm{t}_{\text {SWDT }}$ | $\begin{gathered} \text { MI2SCKx } \\ \text { MI2SWS } \\ x \\ \hline \end{gathered}$ |  | -30 | +30 | -20 | +20 | ns |
| MI2SCK $\downarrow \rightarrow$ MI2SDO delay time | $\mathrm{t}_{\text {SDD }}$ | $\begin{gathered} \hline \text { MI2SCKx } \\ \text { MI2SDO } \\ x \end{gathered}$ |  | -30 | +30 | -20 | +20 | ns |
| MI2SDI $\rightarrow$ MI2SCK $\uparrow$ setup time | $t_{\text {DSST }}$ | $\begin{aligned} & \text { MI2SCKx } \\ & \text { MI2SDIx } \end{aligned}$ |  | 50 | - | 36 | - | ns |
| MI2SCK $\uparrow \rightarrow$ MI2SDI hold time | $\mathrm{t}_{\text {SDHT }}$ | $\begin{aligned} & \text { MI2SCKx } \\ & \text { MI2SDIx } \end{aligned}$ |  | 0 | - | 0 | - | ns |
| MI2SCK falling time | tF | MI2SCKx |  | - | 5 | - | 5 | ns |
| MI2SCK rising time | tR | MI2SCKx |  | - | 5 | - | 5 | ns |

*1: $I^{2} S$ clock should meet the multiple of $\operatorname{PCLK}\left(\mathrm{t}_{\mathrm{ICYC}}\right)$ and the frequency less than $\mathrm{F}_{\text {MI2SCK}}$ meantime. The detail information please refer to Chapter I ${ }^{2}$ S of Communication Macro Part of Peripheral Manual.


## MI2SMCK Input Characteristics

$$
\left(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V} \text { to } 3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin Name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Input frequency | $\mathrm{f}_{\mathrm{CHS}}$ | MI2SMCK | - | - | 12.288 | MHz |  |
| Input clock cycle | $\mathrm{t}_{\text {CYLHS }}$ | - | - | 81.3 | - | ns |  |
| Input clock pulse width | - | - | $\mathrm{P}_{\mathrm{whs}} / \mathrm{t}_{\mathrm{cyLHS}}$ PwLs/tcyLhs | 45 | 55 | \% | When using external clock |
| Input clock rise time and fall time | $\begin{aligned} & \mathrm{t}_{\mathrm{CFFS}} \\ & \mathrm{t}_{\mathrm{CRS}} \\ & \hline \end{aligned}$ | - | Puls | - | 5 | ns | When using external clock |



## MI2SMCK Output Characteristics

$$
\left(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V} \text { to } 3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin Name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Output frequency | $\mathrm{f}_{\text {chs }}$ | MI2SMCK | - | - | 25 | MHz | $V_{C C} \geq 2.7 \mathrm{~V}$ |
|  |  |  |  | - | 20 | MHz | $\mathrm{V}_{\mathrm{cc}}<2.7 \mathrm{~V}$ |

S6E1C3 Series
11.4.13 Smart Card Interface Characteristics

| Parameter | Symbol | Pin Name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Output rising time | $t_{R}$ | ICx_VCC, <br> ICx_RST, | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | 4 | 20 | ns |  |
| Output falling time | $\mathrm{t}_{\mathrm{F}}$ | ICx_CLK, ICx_DATA |  | 4 | 20 | ns |  |
| Output clock frequency | $\mathrm{f}_{\text {cLK }}$ | ICx_CLK |  | - | 20 | MHz |  |
| Duty cycle | $\Delta$ |  |  | 45\% | 55\% |  |  |

■External pull-up resistor ( $20 \mathrm{k} \Omega$ to $50 \mathrm{k} \Omega$ ) must be applied to ICx_CIN pin when it's used as smart card reader function.
11.4.14 SW-DP Timing
$\left(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin Name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| SWDIO setup time | $t_{\text {sws }}$ | SWCLK, SWDIO | - | 15 | - | ns |  |
| SWDIO hold time | $t_{\text {swh }}$ | SWCLK, SWDIO | - | 15 | - | ns |  |
| SWDIO delay time | $t_{\text {swd }}$ | SWCLK, SWDIO | - | - | 45 | ns |  |

## Note:

- External load capacitance $C_{L}=30 \mathrm{pF}$



### 11.5 12-bit A/D Converter

## Electrical Characteristics of A/D Converter (Preliminary Values)

$\left(\mathrm{V}_{\mathrm{Cc}}=1.65 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{Ss}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Pin Name | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Resolution | - | - | - | - | 12 | bit |  |
| Integral Nonlinearity | - | - | -4.5 | - | 4.5 | LSB |  |
| Differential Nonlinearity | - | - | -2.5 | - | +2.5 | LSB |  |
| Zero transition voltage | $\mathrm{V}_{\text {ZT }}$ | ANxx | -15 | - | + 15 | mV |  |
| Full-scale transition voltage | $V_{\text {FST }}$ | ANxx | AVRH-15 | - | AVRH + 15 | mV |  |
| Conversion time*1 | - | - | 1.0 | - | - | $\mu \mathrm{s}$ | $\mathrm{V}_{\mathrm{Cc}} \geq 2.7 \mathrm{~V}$ |
|  |  |  | 4.0 | - | - |  | $1.8 \leq \mathrm{V}_{\mathrm{CC}}<2.7 \mathrm{~V}$ |
|  |  |  | 10 | - | - |  | $1.65 \leq \mathrm{V}_{\mathrm{CC}}<1.8 \mathrm{~V}$ |
| Sampling time *2 | Ts | - | 0.3 | - | 10 | $\mu \mathrm{s}$ | $\mathrm{V}_{C C} \geq 2.7 \mathrm{~V}$ |
|  |  |  | 1.2 | - |  |  | $1.8 \leq \mathrm{V}_{\mathrm{CC}}<2.7 \mathrm{~V}$ |
|  |  |  | 3.0 | - |  |  | $1.65 \leq \mathrm{V}_{\mathrm{CC}}<1.8 \mathrm{~V}$ |
| Compare clock cycle *3 | Tcck | - | 50 | - | 1000 | ns | $\mathrm{V}_{\mathrm{CC}} \geq 2.7 \mathrm{~V}$ |
|  |  |  | 200 | - |  |  | $1.8 \leq \mathrm{V}_{\mathrm{CC}}<2.7 \mathrm{~V}$ |
|  |  |  | 500 | - |  |  | $1.65 \leq \mathrm{V}_{\mathrm{CC}}<1.8 \mathrm{~V}$ |
| State transition time to operation permission | Tstt | - | - | - | 1.0 | $\mu \mathrm{s}$ |  |
| Analog input capacity | $\mathrm{C}_{\text {AIN }}$ | - | - | - | 7.5 | pF |  |
| Analog input resistance | $\mathrm{R}_{\text {AIN }}$ | - | - | - | 2.2 | k $\Omega$ | $\mathrm{V}_{C C} \geq 2.7 \mathrm{~V}$ |
|  |  |  |  |  | 5.5 |  | $1.8 \leq \mathrm{V}_{\mathrm{CC}}<2.7 \mathrm{~V}$ |
|  |  |  |  |  | 10.5 |  | $1.65 \leq \mathrm{V}_{\mathrm{CC}}<1.8 \mathrm{~V}$ |
| Interchannel disparity | - | - | - | - | 4 | LSB |  |
| Analog port input leak current | - | ANxx | - | - | 5 | $\mu \mathrm{A}$ |  |
| Analog input voltage | - | ANxx | $\mathrm{V}_{\text {SS }}$ | - | AVRH | V |  |
| Reference voltage | - | AVRH | 2.7 | - | V cc | V | $\mathrm{VCC} \geq 2.7 \mathrm{~V}$ |
|  |  |  | $\mathrm{V}_{\text {cc }}$ |  |  |  | $\mathrm{VCC}<2.7 \mathrm{~V}$ |
|  | - | AVRL | $\mathrm{V}_{\mathrm{ss}}$ | - | $\mathrm{V}_{\text {SS }}$ | V |  |

*1: The conversion time is the value of sampling time ( $\mathrm{t}_{\mathrm{s}}$ ) + compare time ( $\mathrm{t}_{\mathrm{c}}$ ).
The minimum conversion time is computed according to the following conditions:

$$
\begin{array}{ll}
\mathrm{V}_{\mathrm{cc}} \geq 2.7 \vee & \text { sampling time }=0.3 \mu \mathrm{~s}, \text { compare time }=0.7 \mu \mathrm{~s} \\
1.8 \leq \mathrm{V}_{\mathrm{cc}}<2.7 \vee & \text { sampling time }=1.2 \mu \mathrm{~s}, \text { compare time }=2.8 \mu \mathrm{~s} \\
1.65 \leq \mathrm{V}_{\mathrm{cc}}<1.8 \mathrm{~V} & \text { sampling time }=3.0 \mu \mathrm{~s}, \text { compare time }=7.0 \mu \mathrm{~s}
\end{array}
$$

Ensure that the conversion time satisfies the specifications of the sampling time ( $\mathrm{t}_{\mathrm{s}}$ ) and compare clock cycle ( $\mathrm{t}_{\mathrm{cck}}$ ).
For details of the settings of the sampling time and compare clock cycle, refer to "Chapter: A/D Converter" in "FM0+ Family Peripheral Manual Analog Macro Part".
The register settings of the A/D Converter are reflected in the operation according to the APB bus clock timing.
For the number of the APB bus to which the A/D Converter is connected, see "8. Block Diagram".
The base clock (HCLK) is used to generate the sampling time and the compare clock cycle.
*2: The required sampling time varies according to the external impedance.
Set a sampling time that satisfies (Equation 1).
*3: The compare time ( $\mathrm{t}_{\mathrm{c}}$ ) is the result of (Equation 2 ).

## ANxx

Analog input pins

(Equation 1) $t_{s} \geq\left(R_{A I N}+R_{E X T}\right) \times C_{A I N} \times 9$

| ts: | Sampling time |
| :--- | :--- |
| $R_{\text {AIN }}:$ | Input resistance of A/D Converter $=2.2 \mathrm{k} \Omega$ with $2.7 \leq \mathrm{VCC} \leq 3.6$ |
|  | Input resistance of $\mathrm{A} / \mathrm{D}$ Converter $=5.5 \mathrm{k} \Omega$ with $1.8 \leq \mathrm{VCC} \leq 2.7$ |
|  | Input resistance of A/D Converter $=10.5 \mathrm{k} \Omega$ with $1.65 \leq \mathrm{VCC} \leq 1.8$ |
| C $_{\text {AIN }}:$ | Input capacitance of A/D Converter $=7.5 \mathrm{pF}$ with $1.65 \leq \mathrm{VCC} \leq 3.6$ |

$R_{\text {EXT: }} \quad \quad \quad$ Output impedance of external circuit
(Equation 2) $\mathrm{t}_{\mathrm{C}}=\mathrm{t}_{\mathrm{CCK}} \times 14$

| $\mathrm{t}_{\mathrm{C}}:$ | Compare time |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{cck}}:$ | Compare clock cycle |

## Definitions of 12-bit A/D Converter Terms

■Resolution: Analog variation that is recognized by an A/D converter.
-Integral Nonlinearity:
Deviation of the line between the zero-transition point (0b000000000000 $\longleftrightarrow 0 b 000000000001$ ) and the full-scale transition point (0b111111111110 $\longleftrightarrow 0$ b111111111111) from the actual conversion characteristics.

■Differential Nonlinearity: Deviation from the ideal value of the input voltage that is required to change the output code by 1 LSB.

11.6 USB Characteristics
$\left(\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter |  | Symbol | Pin Name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Max |  |  |
| Input characteristics | Input H level voltage |  | VIH | UDPO, <br> UDM0 | - | 2.0 | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}+ \\ 0.3 \end{gathered}$ | V | *1 |
|  | Input L level voltage | VIL | - |  | $\begin{gathered} \mathrm{V}_{\mathrm{Ss}}- \\ 0.3 \end{gathered}$ | 0.8 | V | *1 |
|  | Differential input sensitivity | VDI | - |  | 0.2 | - | V | *2 |
|  | Differential common mode range | Vcm | - |  | 0.8 | 2.5 | V | *2 |
| Output characteristic | Output H level voltage | VoH | External pull-down resistance $=15 \mathrm{k} \Omega$ |  | 2.8 | 3.6 | V | *3 |
|  | Output L level voltage | Vol | External pull-up resistance $=1.5 \mathrm{k} \Omega$ |  | 0.0 | 0.3 | V | *3 |
|  | Crossover voltage | VCRS | - |  | 1.3 | 2.0 | V | *4 |
|  | Rising time | tFR | Full-speed |  | 4 | 20 | ns | *5 |
|  | Falling time | tFF | Full-speed |  | 4 | 20 | ns | *5 |
|  | Rising/Falling time matching | tFRFM | Full-speed |  | 90 | 111.11 | \% | *5 |
|  | Output impedance | ZDRV | Full-speed |  | 28 | 44 | $\Omega$ | *6 |
|  | Rising time | tLR | Low-speed |  | 75 | 300 | ns | *7 |
|  | Falling time | tLF | Low-speed |  | 75 | 300 | ns | *7 |
|  | Rising/Falling time matching | tLRFM | Low-speed |  | 80 | 125 | \% | *7 |

*1: The switching threshold voltage of single-end-receiver of USB I/O buffer is set as within $\mathrm{VIL}(\mathrm{Max})=0.8 \mathrm{~V}, \mathrm{VIH}(\mathrm{Min})=2.0 \mathrm{~V}$ (TTL input standard).
There are some hysteresis to lower noise sensitivity.
*2 : Use differential-receiver to receive USB differential data signal.
Differential-receiver has 200 mV of differential input sensitivity when the differential data input is within 0.8 V to 2.5 V to the local ground reference level.
Above voltage range is the common mode input voltage range.

*3 : The output drive capability of the driver is below 0.3 V at Low-state ( VoL ) (to 3.6 V and $1.5 \mathrm{k} \Omega$ load), and 2.8 V or above
(to the VSS and $1.5 \mathrm{k} \Omega$ load) at high-state (VOH)
*4 : The cross voltage of the external differential output signal ( $\mathrm{D}+/ \mathrm{D}-$ ) of USB I/O buffer is within 1.3 V to 2.0 V .

*5: The indicate rising time (Trise) and falling time (Tfall) of the full-speed differential data signal.
They are defined by the time between $10 \%$ and $90 \%$ of the output signal voltage.
For full-speed buffer, Tr/Tf ratio is regulated as within $\pm 10 \%$ to minimize RFI emission.

*6 : USB Full-speed connection is performed via twist pair cable shield with $90 \Omega \pm 15 \%$ characteristic impedance (Differential Mode).

USB standard defines that output impedance of USB driver must be in range from $28 \Omega$ to $44 \Omega$. So, discrete series resistor (Rs) addition is defined in order to satisfy the above definition and keep balance.
When using this USB I/O, use it with $25 \Omega$ to $33 \Omega$ (recommendation value : $27 \Omega$ ) series resistor Rs.

*7: They indicate rising time (Trise) and falling time (Tfall) of the low-speed differential data signal.
They are defined by the time between $10 \%$ and $90 \%$ of the output signal voltage.


See "Low-speed load (Compliance Load)" for condition of external load.

- Low-Speed Load (Upstream Port Load) - Reference 1

- Low-Speed Load (Downstream Port Load) - Reference 2

- Low-Speed Load (Compliance Load)

11.7 Low-Voltage Detection Characteristics
11.7.1 Low-Voltage Detection Reset
( $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Detected voltage | VDL | Fixed*1 | 1.38 | 1.50 | 1.60 | V | When voltage drops |
| Released voltage | VDH |  | 1.43 | 1.55 | 1.65 | V | When voltage rises |
| LVD stabilization wait time | T ${ }_{\text {Lvow }}$ | - | - | - | $\begin{aligned} & 8160 \times \\ & t_{C Y C P}^{* 2} \end{aligned}$ | $\mu \mathrm{s}$ |  |
| LVD detection delay time | TlvddL | - | - | - | 200 | $\mu \mathrm{s}$ |  |

*1: The value of low voltage detection reset is always fixed.
*2: $t_{\text {cycp }}$ indicates the APB1 bus clock cycle time.

S6E1C3 Series
11.7.2 Low-Voltage Detection Interrupt
$\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+105^{\circ} \mathrm{C}$ )

| Parameter | $\underset{\mathrm{I}}{\text { Symbo }}$ | Conditions | Value |  |  | $\underset{t}{U n i}$ | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Detected voltage | VDL | SVHI=00100 | 1.56 | 1.70 | 1.84 | V | When voltage drops |
| Released voltage | VDH |  | 1.61 | 1.75 | 1.89 | V | When voltage rises |
| Detected voltage | VDL | SVHI=00101 | 1.61 | 1.75 | 1.89 | V | When voltage drops |
| Released voltage | VDH |  | 1.66 | 1.80 | 1.94 | V | When voltage rises |
| Detected voltage | VDL | SVHI=00110 | 1.66 | 1.80 | 1.94 | V | When voltage drops |
| Released voltage | VDH |  | 1.70 | 1.85 | 2.00 | V | When voltage rises |
| Detected voltage | VDL | SVHI=00111 | 1.70 | 1.85 | 2.00 | V | When voltage drops |
| Released voltage | VDH |  | 1.75 | 1.90 | 2.05 | V | When voltage rises |
| Detected voltage | VDL | SVHI=01000 | 1.75 | 1.90 | 2.05 | V | When voltage drops |
| Released voltage | VDH |  | 1.79 | 1.95 | 2.11 | V | When voltage rises |
| Detected voltage | VDL | SVHI=01001 | 1.79 | 1.95 | 2.11 | V | When voltage drops |
| Released voltage | VDH |  | 1.84 | 2.00 | 2.16 | V | When voltage rises |
| Detected voltage | VDL | SVHI=01010 | 1.84 | 2.00 | 2.16 | V | When voltage drops |
| Released voltage | VDH |  | 1.89 | 2.05 | 2.21 | V | When voltage rises |
| Detected voltage | VDL | SVHI=01011 | 1.89 | 2.05 | 2.21 | V | When voltage drops |
| Released voltage | VDH |  | 1.93 | 2.10 | 2.27 | V | When voltage rises |
| Detected voltage | VDL | SVHI=01100 | 2.30 | 2.50 | 2.70 | V | When voltage drops |
| Released voltage | VDH |  | 2.39 | 2.60 | 2.81 | V | When voltage rises |
| Detected voltage | VDL | SVHI=01101 | 2.39 | 2.60 | 2.81 | V | When voltage drops |
| Released voltage | VDH |  | 2.48 | 2.70 | 2.92 | V | When voltage rises |
| Detected voltage | VDL | SVHI=01110 | 2.48 | 2.70 | 2.92 | V | When voltage drops |
| Released voltage | VDH |  | 2.58 | 2.80 | 3.02 | V | When voltage rises |
| Detected voltage | VDL | SVHI=01111 | 2.58 | 2.80 | 3.02 | V | When voltage drops |
| Released voltage | VDH |  | 2.67 | 2.90 | 3.13 | V | When voltage rises |
| Detected voltage | VDL | SVHI=10000 | 2.67 | 2.90 | 3.13 | V | When voltage drops |
| Released voltage | VDH |  | 2.76 | 3.00 | 3.24 | V | When voltage rises |
| Detected voltage | VDL | SVHI=10001 | 2.76 | 3.00 | 3.24 | V | When voltage drops |
| Released voltage | VDH |  | 2.85 | 3.10 | 3.35 | V | When voltage rises |
| Detected voltage | VDL | SVHI=10010 | 2.85 | 3.10 | 3.35 | V | When voltage drops |
| Released voltage | VDH |  | 2.94 | 3.20 | 3.46 | V | When voltage rises |
| Detected voltage | VDL | SVHI=10011 | 2.94 | 3.20 | 3.46 | V | When voltage drops |
| Released voltage | VDH |  | 3.04 | 3.30 | 3.56 | V | When voltage rises |
| LVD stabilization wait time | Tlvdw | - | - | - | $\begin{gathered} 8160 \\ \times \\ t_{C Y C P} \end{gathered}$ | $\mu \mathrm{s}$ |  |
| LVD detection delay time | Tlvddl | - | - | - | 200 | $\mu \mathrm{s}$ |  |

*: $\quad \mathrm{t}_{\mathrm{c} Y \mathrm{cp}}$ represents the APB1 bus clock cycle time.

S6E1C3 Series
11.8 Flash Memory Write/Erase Characteristics

$$
\left(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V} \text { to } 3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter |  | Value |  |  | Unit | Remarks |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| Sector erase time | Large <br> sector | - | 1.1 | 2.7 |  | The sector erase time includes the time of <br> writing prior to internal erase. |
|  | Small <br> sector | - | 0.3 | 0.9 | Max |  |
|  | - | 30 | 528 | $\mu \mathrm{~s}$ | The halfword (16-bit) write time excludes the <br> system-level overhead. |  |
| Chip erase time | - | 4.5 | 11.7 | s | The chip erase time includes the time of <br> writing prior to internal erase. |  |

*:The typical value is immediately after shipment, the maximum value is guarantee value under 10,000 cycle of erase/write.

## Write/Erase Cycle and Data Hold Time

| Write/Erase Cycle | Data Hold Time (Year) | Remarks |
| :---: | :---: | :--- |
| 1,000 | $20^{*}$ |  |
| 10,000 | $10^{*}$ |  |

*: This value comes from the technology qualification (using Arrhenius equation to translate high temperature acceleration test result into average temperature value at $+85^{\circ} \mathrm{C}$ ).

S6E1C3 Series

### 11.9 Return Time from Low-Power Consumption Mode

### 11.9.1 Return Factor: Interrupt/WKUP

The return time from Low-Power consumption mode is indicated as follows. It is from receiving the return factor to starting the program operation.

## Return Count Time

$$
\left(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V} \text { to } 3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter |  | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current Mode | Mode to return |  | Typ | Max ${ }^{\top}$ |  |  |
| Sleep mode | each Run Modes | $\mathrm{t}_{\text {ICNT }}$ | 4*HCLK |  | $\mu \mathrm{s}$ | When High-speed CR is enabled |
| Timer mode | High-speed CR Run mode Main Run mode PLL Run mode |  | 12*HCLK | 13*HCLK | $\mu \mathrm{s}$ | When High-speed CR is enabled |
|  | Low-speed CR Run mode Sub Run mode |  | 34+12*HCLK | 72+13*HCLK | $\mu \mathrm{s}$ |  |
| Stop Mode | High-speed CR Run mode Low-speed CR Run mode |  | 34+12*HCLK | 72+13*HCLK | $\mu \mathrm{s}$ |  |
|  | Main Run mode Sub Run mode PLL Run mode |  | $\begin{aligned} & 34+12 * \text { HCLK } \\ & \text { +toscwT } \end{aligned}$ | $\begin{aligned} & \text { 72+13*HCLK } \\ & \text { +toscwT } \end{aligned}$ | $\mu \mathrm{s}$ | *2 |
| RTC mode | High-speed CR Run mode Low-speed CR Run mode Sub Run mode |  | 34+12*HCLK | 72+13*HCLK | $\mu \mathrm{s}$ |  |
|  | Main Run mode PLL Run mode |  | $\begin{gathered} \hline 34+12^{* H C L K} \\ \text { +toscwT } \\ \hline \end{gathered}$ | $\begin{gathered} \hline 72+13^{*} \mathrm{HCLK} \\ \text { +toscwT } \\ \hline \end{gathered}$ | $\mu \mathrm{s}$ | *2 |
| Deep Standby RTC mode Deep Standby Stop mode | High-speed CR Run mode |  | 43 | 281 | $\mu \mathrm{s}$ |  |

*1: The maximum value depends on the condition of environment.
*2: toscwt : Oscillator stabilization time.

## Operation Example of Return from Low-Power Consumption Mode (by External Interrupt*)



[^3]Operation Example of Return from Low-Power Consumption Mode (by Internal Resource Interrupt*)

*: Internal resource interrupt is not included in return factor by the kind of Low-Power consumption mode.

## Notes:

- The return factor is different in each Low-Power consumption modes. See "Chapter: Low Power Consumption Mode" and "Operations of Standby Modes" in FM0+ Family Peripheral Manual.
- When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "Chapter: Low Power Consumption Mode" in "FM0+ Family Peripheral Manual".
11.9.2 Return Factor: Reset

The return time from Low-Power consumption mode is indicated as follows. It is from releasing reset to starting the program operation.

## Return Count Time

| $\left(\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}\right.$ to 3.6 $\mathrm{V}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter |  | Symbol | Value |  | Unit | Remarks |
| Current Mode | Mode to return |  | Typ | Max* |  |  |
| High-speed CR Sleep mode Main Sleep mode PLL Sleep mode | High-speed CR Run mode | $\mathrm{t}_{\text {RCNT }}$ | 20 | 22 | $\mu \mathrm{s}$ | When High-speed CR is enabled |
| Low-speed CR Sleep mode |  |  | 50 | 106 | $\mu \mathrm{s}$ | When <br> High-speed CR is enabled |
| Sub Sleep mode |  |  | 112 | 137 | $\mu \mathrm{s}$ | When High-speed CR is enabled |
| High-speed CR Timer mode Main Timer mode PLL Timer mode |  |  | 20 | 22 | $\mu \mathrm{s}$ | When High-speed CR is enabled |
| Low-speed CR Timer mode |  |  | 87 | 159 | $\mu \mathrm{s}$ |  |
| Sub Timer mode |  |  | 148 | 209 | $\mu \mathrm{s}$ |  |
| Stop mode RTC mode |  |  | 45 | 68 | $\mu \mathrm{s}$ |  |
| Deep Standby RTC mode Deep Standby Stop mode |  |  | 43 | 281 | $\mu \mathrm{s}$ |  |

*: The maximum value depends on the accuracy of built-in CR.

## Operation Example of Return from Low-Power Consumption Mode (by INITX)

$\square$

Operation Example of Return from Low Power Consumption Mode (by Internal Resource Reset*)

*: Internal resource reset is not included in return factor by the kind of Low-Power consumption mode.

## Notes:

- $\quad$ The return factor is different in each Low-Power consumption modes. See "Chapter: Low Power Consumption Mode" and "Operations of Standby Modes" in FM0+ Family Peripheral Manual.
- When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "Chapter: Low Power Consumption Mode" in "FM0+ Family Peripheral Manual",
- $\quad$ The time during the power-on reset/low-voltage detection reset is excluded. See "11.4.7 Power-on Reset Timing in 11.4 AC Characteristics in 11. Electrical Characteristics" for the detail on the time during the power-on reset/low -voltage detection reset.
- When in recovery from reset, CPU changes to the high-speed CR run mode. When using the main clock or the PLL clock, it is necessary to add the main clock oscillation stabilization wait time or the main PLL clock stabilization wait time.
- $\quad$ The internal resource reset means the watchdog reset and the CSV reset.


## 12. Ordering Information

| Part number | On-chip Flash memory [Kbyte] | On-Chip SRAM <br> [Kbyte] | Package | Packing |
| :---: | :---: | :---: | :---: | :---: |
| S6E1C32D0AGV20000 | 128 | 16 | Plastic •LQFP ( 0.50 mm pitch), 64 pins (FPT-64P-M38) | Tray |
| S6E1C31D0AGV20000 | 64 | 12 |  |  |
| S6E1C32C0AGV20000 | 128 | 16 | Plastic •LQFP ( 0.50 mm pitch), 48 pins (FPT-48P-M49) | Tray |
| S6E1C31C0AGV20000 | 64 | 12 |  |  |
| S6E1C32B0AGP20000 | 128 | 16 | Plastic •LQFP ( 0.80 mm pitch), 32 pins (FPT-32P-M30) | Tray |
| S6E1C31B0AGP20000 | 64 | 12 |  |  |
| S6E1C32D0AGN20000 | 128 | 16 | Plastic• QFN64 (0.50 mm pitch), 64 pins(LCC-64P-M25) | Tray |
| S6E1C31DOAGN20000 | 64 | 12 |  |  |
| S6E1C32C0AGN20000 | 128 | 16 | Plastic • QFN48 ( 0.50 mm pitch), 48 pins (LCC-48P-M74) | Tray |
| S6E1C31C0AGN20000 | 64 | 12 |  |  |
| S6E1C32B0AGN20000 | 128 | 16 | Plastic • QFN32 ( 0.50 mm pitch), 32 pins (LCC-32P-M73) | Tray |
| S6E1C31B0AGN20000 | 64 | 12 |  |  |
| (TBD) | 128 | 16 | WLCSP (TBD) | (TBD) |

S6E1C3 Series

## 13. Package Dimensions

| 32-pin plastic LQFP | Lead pitch | 0.80 mm |
| :---: | :---: | :---: |
| Package width $\times$ <br> package length | $7.00 \mathrm{~mm} \times 7.00 \mathrm{~mm}$ |  |
| Lead shape | Gullwing |  |
| SPT-32P-M30) | Plastic mold |  |

## 32-pin plastic LQFP (FPT-32P-M30)

Note 1) *: These dimensions do not include resin protrusion. Note 2) Pins width and pins thickness include plating thickness. Note 3) Pins width do not include tie bar cutting remainder.



Dimensions in mm (inches).
Note: The values in parentheses are reference values.

S6E1C3 Series

| Lead pitch | 0.50 mm |
| :---: | :---: | :---: |
| Package width $\times$ <br> package length | $7.00 \mathrm{~mm} \times 7.00 \mathrm{~mm}$ |
| Lead shape | Gullwing |
| Lead bend <br> direction | Normal bend |
| Sealing method | Plastic mold |
| Mounting height | 1.70 mm MAX |
| WPT-48P-M49) |  |

48-pin plastic LQFP (FPT-48P-M49)

Note 1) * : These dimensions do not include resin protrusion.
Note 2) Pins width and pins thickness include plating thickness. Note 3) Pins width do not include tie bar cutting remainder.


Dimensions in mm (inches).
Note: The values in parentheses are reference values.

S6E1C3 Series

| Lead pitch | 0.50 mm |
| :---: | :---: | :---: |
| Package width $\times$ <br> package length | $10.00 \mathrm{~mm} \times 10.00 \mathrm{~mm}$ |
| Lead shape | Gullwing |
| (FPT-64P-M38) | Normal bend |
| Sealirection | Plastic mold |

64-pin plastic LQFP
(FPT-64P-M38)


Dimensions in mm (inches)
Note: The values in parentheses are reference values.

Note 1)* : These dimensions do not include resin protrusion.
Note 2) Pins width and pins thickness include plating thickness. Note 3) Pins width do not include tie bar cutting remainder.


S6E1C3 Series

| 32-pin plastic QFN | 0.50 mm |
| :---: | :---: | :---: |
| Package width $\times$ <br> package length | $5.00 \mathrm{~mm} \times 5.00 \mathrm{~mm}$ |
| Sealing method | Plastic mold |
| Mounting height | 0.80 mm MAX |
| Weight | 0.06 g |

32-pin plastic QFN
(LCC-32P-M73)

© 2013 FUJITSU SEMICONDUCTOR LIMITED HMbC32-73Sc-1-1
Dimensions in mm (inches).
Note: The values in parentheses are reference values.

S6E1C3 Series

| 48-pin plastic QFN | 0.50 mm |  |
| :---: | :---: | :---: |
| Package width $\times$ <br> package length | $7.00 \mathrm{~mm} \times 7.00 \mathrm{~mm}$ |  |
| Sealing method | Plastic mold |  |
|  | Mounting height | 0.80 mm MAX |
| Weight | 0.12 g |  |



S6E1C3 Series

| 64-pin plastic QFN | 0.50 mm |
| :---: | :---: | :---: |
| Package width $\times$ <br> package length | $9.00 \mathrm{~mm} \times 9.00 \mathrm{~mm}$ |
| Sealing method | Plastic mold |
| Mounting height | 0.80 mm MAX |
| Weight | 0.21 g |



## Document History

Document Title: S6E1C3 Series 32-bit ARM ${ }^{\circledR}$ Cortex ${ }^{\mathbb{B}}$-M0+ FM0+ Microcontroller
Document Number: 002-00233

| Revision | ECN | Orig. of <br> Change | Submission <br> Date | Description of Change |
| :--- | :--- | :--- | :--- | :--- |
| $* *$ | 4896074 | TEKA | $08 / 31 / 2015$ | New Spec. |
| $* A$ | 4955136 | TEKA | $10 / 9 / 2015$ | AC/DC characteristics updated. Typo fixed in "List of Pin Functions". |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

## Products

Automotive

Clocks \& Buffers
Interface
Lighting \& Power Control
Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF
Spansion Products
cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface
cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless spansion.com/products

## PSoC® Solutions

psoc.cypress.com/solutions
PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP
Cypress Developer Community
Community | Forums | Blogs | Video | Training

## Technical Support

cypress.com/go/support

Cypress, the Cypress logo, Spansion ${ }^{\circledR}$, the Spansion logo, MirrorBit ${ }^{\circledR}$, MirrorBit ${ }^{\oplus}$ Eclipse $^{\text {TM }}$, ORNAND ${ }^{\text {TM }}$, Easy DesignSim ${ }^{\text {TM }}$, Traveo $^{\text {TM }}$ and combinations thereof, are trademarks and registered trademarks of Cypress Semiconductor Corp. ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries. All other trademarks or registered trademarks referenced herein are the property of their respective owners.

[^4]
[^0]:    *: In case of 32-pin package, AVRH pin is internally connected to VCC pin.

[^1]:    *: See "S6E1C1/C3 Series Flash Programming Manual" to check details of the Flash memory.

[^2]:    *1 USB itself uses 48MHz clock

[^3]:    *: External interrupt is set to detecting fall edge.

[^4]:    © Cypress Semiconductor Corporation, 2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

    This Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a
     prohibited without the express written permission of Cypress.
    Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

    Use may be limited by and subject to the applicable Cypress software license agreement

