

dsPIC33FJ256GPX06A/X08A/X10A Family Silicon Errata and Data Sheet Clarification

The dsPIC33FJ256GPX06A/X08A/X10A family devices that you have received conform functionally to the current Device Data Sheet (DS70593**C**), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 2.

The errata described in this document will be addressed in future revisions of the dsPIC33FJ256GPX06A/X08A/X10A silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of Table 2 apply to the current silicon revision (A4).

Data Sheet clarifications and corrections start on page 6, following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB® IDE and Microchip's programmers, debuggers and emulation tools, which are available at the Microchip corporate web site (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with MPLAB ICD 3 or PICkit™ 3:

- Using the appropriate interface, connect the device to the MPLAB ICD 3 programmer/debugger or PICkit 3.
- From the main menu in MPLAB IDE, select <u>Configure>Select Device</u>, and then select the target part number in the dialog box.
- 3. Select the MPLAB hardware tool (<u>Debugger>Select Tool</u>).
- Perform a "Connect" operation to the device (<u>Debugger>Connect</u>). Depending on the development tool used, the part number and Device Revision ID value appear in the **Output** window.

Note: If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The Device and Revision ID values for the various dsPIC33FJ256GPX06A/X08A/X10A silicon revisions are shown in Table 1.

TABLE 1: SILICON DEVREV VALUES

Part Number	Device ID ⁽¹⁾	Revision II	o for Silicon	Revision ⁽²⁾
Part Number	Device ID.	A2	А3	A4
dsPIC33FJ256GP506A	0x07F5			
dsPIC33FJ256GP510A	0x07F7	0x3002	0x3003	0x3004
dsPIC33FJ256GP710A	0x07FF			

- **Note 1:** The Device and Revision IDs (DEVID and DEVREV) are located at the last two implemented addresses in program memory.
 - **2:** Refer to the "dsPIC33F/PIC24H Flash Programming Specification" (DS70152) for detailed information on Device and Revision IDs for your specific device.

TABLE 2: SILICON ISSUE SUMMARY

Module	Feature	Item	Issue Summary		ffect rision	
		Number	·	A2	А3	A4
ECAN™	WAKIF bit	1.	The WAKIF bit in the CxINTF register cannot be cleared by software instruction after the device is interrupted from Sleep due to activity on the CAN bus.	Х	Х	Х
ECAN	DMA	2.	False DMA Error Traps may be generated in applications that perform both transmissions and receptions using ECAN with DMA.	X		
UART	Break Characters	3.	The UART module will not generate consecutive break characters.	Х	Х	Х
ADC	DONE bit	4.	The ADC Conversion Status bit (DONE) does not work when External Interrupt is selected as the ADC trigger source.	Х	Х	Х
SPI	TBF bit	5.	Writing to the SPIBUF register as soon as the TBF bit is cleared will cause the SPI module to ignore the written data.	Х	Х	Х
DMA Controller	CPU Write Collision Detection	6.	DMA CPU write collisions will not be detected.		Х	Х
ADC	Current Consumption in Sleep Mode	7.	If the ADC module is in an enabled state when the device enters Sleep Mode, the power-down current (IPD) of the device may exceed the device data sheet specifications.	Х	Х	Х
All	150°C Operation	8.	Affected revisions of silicon only support 140°C operation instead of 150°C for extended operating temperature.	Х	Х	Х
CPU	Interrupt Disable	9.	When a previous DISI instruction is active (i.e., the DISICNT register is non-zero), and the value of the DISICNT register is updated manually, the DISICNT register freezes and disables interrupts permanently.	Х	Х	Х
CPU	div.sd	10.	When using the div.sd instruction, the overflow bit is not getting set when an overflow occurs.	Х	Х	Х
UART	TX Interrupt	11.	A transmit (TX) Interrupt may occur before the data transmission is complete.	Х	Х	Х
JTAG	Flash Programming	12.	JTAG Flash programming is not supported.	Х	Х	Х
ADC	Analog Pins	13.	When sampling either AN0 or AN3 at 1.1 Msps on both CH0 and CH1, the CH1 sample is not identical to the CH0 sample. If CH0 and CH1 sample different ANx inputs, the samples are identical as they would be expected.	Х	Х	Х
ECAN	DMA	14.	A DMA trap is not generated when the CPU and DMA write to the ECAN module at the same time.	Х	Х	Х

Note 1: Only those issues indicated in the last column apply to the current silicon revision.

Silicon Errata Issues

Note:

This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (A4).

1. Module: ECAN™

The WAKIF bit in the CxINTF register cannot be cleared by software instruction after the device is interrupted from Sleep due to activity on the CAN bus.

When the device wakes up from Sleep due to CAN bus activity, the ECAN module is placed in operational mode. The ECAN Event interrupt occurs due to the WAKIF flag. Trying to clear the flag in the Interrupt Service Routine (ISR) may not clear the flag. The WAKIF bit being set will not cause repetitive Interrupt Service Routine execution.

Work around

Although the WAKIF bit does not clear, the device Sleep and ECAN Wake functions continue to work as expected. If the ECAN event is enabled, the CPU will enter the Interrupt Service Routine due to the WAKIF flag getting set. The application can maintain a secondary flag, which tracks the device Sleep and Wake events.

Affected Silicon Revisions

A2	А3	A4			
Χ	Χ	Χ			

2. Module: ECAN

In user applications that perform both transmissions and receptions using ECAN with DMA, intermittent DMA Write Collisions might get generated, resulting in the generation of DMA Error Traps. The ECAN messages would be transmitted and received correctly even when these DMA Error Traps occur.

Work around

Within the DMA Error Trap service routine in the application software, read the DMACS0 register and inspect the two XWCOLn (n = 0, 1, ...,7) bits corresponding to the DMA channels being used for ECAN transmission and reception.

For example, if DMA Channel 1 is used for ECAN Reception and DMA Channel 2 is used for ECAN Transmission, inspect the XWCOL1 and XWCOL2 bits. If either of these bits is found to be set, clear the DMACERR bit in the INTCON1 register and return from the DMA Error Trap service routine.

Affected Silicon Revisions

A2	А3	A4			
Χ					

3. Module: UART

The UART module will not generate consecutive break characters. Trying to perform a back-to-back Break character transmission will cause the UART module to transmit the dummy character used to generate the first Break character instead of transmitting the second Break character. Break characters are generated correctly if they are followed by non-Break character transmission.

Work around

None.

Affected Silicon Revisions

A2	А3	A4			
Χ	Χ	Χ			

4. Module: ADC

The ADC Conversion Status (DONE) bit (ADxCON1<0>) does not indicate completion of conversion when External Interrupt is selected as the ADC trigger source (ADxCON1<SSRC> = 1).

Work around

Use an ADC interrupt or poll ADxIF bit in the IFSx registers to determine the completion of conversion.

Affected Silicon Revisions

A2	А3	A4			
Χ	Χ	Χ			

5. Module: SPI

Writing to the SPIxBUF register as soon as the TBF bit is cleared will cause the SPI module to ignore the written data. Applications that use SPI with DMA are not affected by this erratum.

Work around

After the TBF bit is cleared, wait for a minimum duration of one SPI clock before writing to the SPIxBUF register.

Alternatively, do one of the following:

- Poll the RBF bit and wait for it to get set before writing to the SPIxBUF register
- Poll the SPI Interrupt flag and wait for it to get set before writing to the SPIxBUF register
- · Use an SPI Interrupt Service Routine
- · Use DMA

Affected Silicon Revisions

A2	А3	A4			
Χ	Χ	Χ			

6. Module: DMA Controller

DMA CPU write collisions will not be detected, and the corresponding XWCOLn bit (n = 0, 1, ..., 7) will not be set. As a result, a CPU write collision event will not generate a DMA Error Trap.

Work around

None. Before writing to any memory location in DMA RAM, ensure that none of the enabled DMA channels is using the same memory location for data transfers from a peripheral.

Affected Silicon Revisions

A2	А3	A4			
	Χ	Х			

7. Module: ADC

If the ADC module is in an enabled state when the device enters Sleep mode as a result of executing a PWRSAV #0 instruction, the device power-down current (IPD) may exceed the specifications listed in the device data sheet. This may happen even if the ADC module is disabled by clearing the ADON bit prior to entering Sleep mode.

Work around

In order to remain within the IPD specifications listed in the device data sheet, the user software must completely disable the ADC module by setting the ADC Module Disable bit in the corresponding Peripheral Module Disable register (PMDx), prior to executing a PWRSAV #0 instruction.

Affected Silicon Revisions

A2	А3	A4			
Χ	Χ	Χ			

8. Module: All

The affected silicon revisions listed below are not warranted for operation at 150°C.

Work around

Only use the affected revisions of silicon for Hi-Temp operating range from -40°C to +140°C.

Affected Silicon Revisions

A2	А3	A4			
Χ	Χ	Χ			

9. Module: CPU

When a previous DISI instruction is active (i.e., the DISICNT register is non-zero), and the value of the DISICNT register is updated manually, the DISICNT register freezes and disables interrupts permanently.

Work around

Avoid updating the DISICNT register manually. Instead, use the DISI #n instruction with the required value for 'n'.

Affected Silicon Revisions

	A2	А3	A4			
Ī	Χ	Χ	Χ			

10. Module: CPU

When using the Signed 32-by-16-bit Division instruction, ${\tt div.sd}$, the overflow bit does not always get set when an overflow occurs.

Work around

Test for and handle overflow conditions outside of the ${\tt div.sd}$ instruction.

Affected Silicon Revisions

A2	А3	A4			
Χ	Χ	Χ			

11. Module: UART

When using UTXISEL = 01 (Interrupt when last character is shifted out of the Transmit Shift Register) and the final character is being shifted out through the Transmit Shift Register, the Transmit (TX) Interrupt may occur before the final bit is shifted out.

Work around

If it is critical that the interrupt processing occur only when all transmit operations are complete. Hold off the interrupt routine processing by adding a loop at the beginning of the routine that polls the Transmit Shift Register Empty bit (TRMT) before processing the rest of the interrupt.

Affected Silicon Revisions

A2	А3	A4			
Х	Х	Х			

12. Module: JTAG

JTAG Flash programming is not supported.

Work around

None.

Affected Silicon Revisions

A2	А3	A4			
Χ	Х	Х			

13. Module: ADC

When sampling either AN0 or AN3 at 1.1 Msps on both CH0 and CH1, the CH1 sample is not identical to the CH0 sample. If CH0 and CH1 sample different ANx inputs the samples are identical as they would be expected.

Work around

Bring the analog signal into the device on two separate ANx pins. This will isolate the signals to the two channels when one sample starts at the same time another sample ends.

Affected Silicon Revisions

A2	А3	A4			
Χ	Х	Х			

14. Module: ECAN

A DMA trap is not generated when the CPU and DMA write to the ECAN module transmit SFR at the same time.

Work around

The CPU should not write to the ECAN transmit SFR while the DMA is in operation.

Affected Silicon Revisions

A2	А3	A4			
Χ	Χ	Χ			

Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS70593 \mathbf{C}):

Note: Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

1. Module: DC Characteristics: Idle Current (IIDLE)

The typical and maximum Idle Current specifications were incorrectly reported in Table 25-6 in the current version of the device data sheet. The correct specifications are provided in the following table.

TABLE 25-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

IABLE 25-6:	DC CHAR	ACTERISTI	C2: IDFE C	JRRENI (IIDLE)					
DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for Extended						
Parameter No.	Typical	Max	Units Conditions						
Idle Current (IID	LE): Core OFF	Clock ON B	ase Current						
DC40d	11	16	mA	-40°C					
DC40a	11	16	mA	+25°C		40 MIDC			
DC40b	15	20	mA	+85°C	3.3V	10 MIPS			
DC40c	19	24	mA	+125°C					
DC41d	15	20	mA	-40°C					
DC41a	15	20	mA	+25°C	2.2)/	46 MIDO			
DC41b	19	24	mA	+85°C	3.3V	16 MIPS			
DC41c	24	29	mA	+125°C					
DC42d	19	24	mA	-40°C					
DC42a	19	24	mA	+25°C	3.3V	20 MIPS			
DC42b	23	28	mA	+85°C	3.30	20 IVIIPS			
DC42c	28	33	mA	+125°C					
DC43a	27	32	mA	+25°C					
DC43d	27	32	mA	-40°C	3.3V	30 MIPS			
DC43b	30	35	mA	+85°C	3.50	30 MIF 3			
DC43c	36	41	mA	+125°C					
DC44d	35	41	mA	-40°C					
DC44a	35	35 41 mA +25°C		+25°C	3.3V	40 MIPS			
DC44b	40	46	mA	+85°C	3.34	40 101173			
DC44c	44	50	mA	+125°C					

2. Module: I/O Pin Output Specifications

The I/O Pin Output specifications (Vol., Voh and Voh1) were incorrectly reported in the Table 25-10 in the current version of the device data sheet. The correct specifications are provided in the following table.

TABLE 25-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended					
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions	
		Output Low Voltage I/O Pins: 2x Sink Driver Pins - All pins not defined by 4x or 8x driver pins	_	_	0.4	V	Io∟ ≤3 mA, VDD = 3.3V See Note 1	
DO10	VoL	Output Low Voltage I/O Pins: 4x Sink Driver Pins - RA2, RA3, RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	_	_	0.4	V	IOL ⊴6 mA, VDD = 3.3V See Note 1	
		Output Low Voltage I/O Pins: 8x Sink Driver Pins - OSC2, CLKO, RC15	_	_	0.4	V	IOL ≤10 mA, VDD = 3.3V See Note 1	
		Output High Voltage I/O Pins: 2x Source Driver Pins - All pins not defined by 4x or 8x driver pins	2.4	_	_	V	IoL ≥ -3 mA, V _{DD} = 3.3V See Note 1	
DO20	Vон	Output High Voltage I/O Pins: 4x Source Driver Pins - RA2, RA3, RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	2.4	_	_	V	IoL ≥ -6 mA, V _{DD} = 3.3V See Note 1	
		Output High Voltage I/O Pins: 8x Source Driver Pins - OSC2, CLKO, RC15	2.4	_	_	V	IoL ≥ -10 mA, VDD = 3.3V See Note 1	

Note 1: Parameters are characterized, but not tested.

TABLE 25-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS (CONTINUED)

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended				
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
		Output High Voltage I/O Pins:	1.5	_			IOH ≥ -6 mA, VDD = 3.3V See Note 1
		2x Source Driver Pins - All pins not defined by 4x or 8x driver pins Output High Voltage 4x Source Driver Pins - RA2, RA3,	2.0	_	l	V	IOH ≥ -5 mA, VDD = 3.3V See Note 1
			3.0	_	ı		IOH ≥ -2 mA, VDD = 3.3V See Note 1
			1.5	_		V	IOH ≥ -12 mA, VDD = 3.3V See Note 1
DO20A	Vон1	RA9, RA10, RA14, RA15, RB0, RB1, RB11, RF4, RF5, RG2, RG3	2.0	_	l		IOH ≥ -11 mA, VDD = 3.3V See Note 1
			3.0	_	l		IOH ≥ -3 mA, VDD = 3.3V See Note 1
		Output High Voltage 8x Source Driver Pins - OSC2, CLKO, RC15	1.5	_			IOH ≥ -16 mA, VDD = 3.3V See Note 1
			2.0	_			IOH ≥ -12 mA, VDD = 3.3V See Note 1
			3.0	_	_		IOH ≥ -4 mA, VDD = 3.3V See Note 1

Note 1: Parameters are characterized, but not tested.

APPENDIX A: REVISION HISTORY

Rev A Document (9/2009)

Initial release of this document; issued for revision A2 silicon.

Includes silicon issues 1-2 (ECAN TM), 3 (UART), 4 (ADC) and 5 (SPI).

Rev B Document (12/2009)

Added Rev. A3 silicon information.

Added silicon issue 6 (DMA Controller).

Rev C Document (6/2010)

Added silicon issue 7 (ADC) and data sheet clarification 1 (DC Characteristics: I/O Pin Input Specifications).

Rev D Document (9/2010)

Added silicon issue 8 (All).

Rev E Document (3/2011)

Removed data sheet clarification 1.

Rev F Document (11/2011)

Added silicon issues 9 (CPU), 10 (CPU), 11 (UART), and 12 (JTAG).

Rev G Document (4/2012)

Added Rev. A4 silicon information.

Added silicon issues 13 (ADC) and 14 (ECAN) and data sheet clarifications 1 (DC Characteristics: Idle Current (IIDLE)) and 2 (I/O Pin Output Specifications).

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, Keeloq, Keeloq logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009-2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-62076-181-6

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd.

Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614

Fax: 678-957-1455

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Boston

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX

Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323

Fax: 317-773-5453 Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario,

Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongging Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-66-152-7160 Fax: 81-66-152-9310

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu

Tel: 82-53-744-4301 Fax: 82-53-744-4302 Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan - Hsin Chu

Tel: 886-3-5778-366 Fax: 886-3-5770-955 Taiwan - Kaohsiung

Tel: 886-7-536-4818 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829 France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/29/11